參數(shù)資料
型號： CS42L51-DNZ
廠商： Cirrus Logic Inc
文件頁數(shù)： 36/43頁
文件大?。?/td> 0K
描述： IC CODEC STEREO W/HDPN AMP 32QFN
標準包裝： 60
類型： 立體聲音頻
數(shù)據(jù)接口： 串行
分辨率（位）： 24 b
ADC / DAC 數(shù)量： 2 / 2
三角積分調變： 是
動態(tài)范圍，標準 ADC / DAC (db)： 98 / 98
電壓 - 電源，模擬： 1.8V，2.5V
電壓 - 電源，數(shù)字： 1.8V，2.5V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-QFN
供應商設備封裝： 32-QFN 裸露焊盤（5x5）
包裝： 托盤
產品目錄頁面： 754 (CN2011-ZH PDF)
配用： 598-1005-ND - BOARD EVAL FOR CS42L51 CODEC
其它名稱： 598-1627
DS679F1
41
CS42L51
4.7
Initialization
The initialization and Power-Down sequence flowchart is shown in Figure 22 on page 42. The CODEC en-
ters a Power-Down state upon initial power-up. The interpolation and decimation filters, delta-sigma modu-
lators and control port registers are reset. The internal voltage reference, multi-bit DAC and ADC and
switched-capacitor low-pass filters are powered down.
The device will remain in the Power-Down state until the RESET pin is brought high. The control port is ac-
cessible once RESET is high and the desired register settings can be loaded per the interface descriptions
in “Software Mode” on page 43. If a valid write sequence to the control port is not made within approximately
10 ms, the CODEC will enter Hardware Mode.
Once MCLK is valid, the quiescent voltage, VQ, and the internal voltage references, DAC_FILT+ and
ADC_FILT+ will begin powering up to normal operation. The charge pump slowly powers up and charges
the capacitors. Power is then applied to the headphone amplifiers and switched-capacitor filters, and the an-
alog/digital outputs enter a muted state. Once LRCK is valid, MCLK occurrences are counted over one LRCK
period to determine the MCLK/LRCK frequency ratio and normal operation begins.
4.8
Recommended Power-Up Sequence
1.
Hold RESET low until the power supplies are stable.
2.
Bring RESET high. After approximately 10 ms, the device will enter Hardware Mode.
3.
For Software Mode operation, set the PDN bit to ‘1’b in under 10 ms. This will place the device in “stand-
by”.
4.
Load the desired register settings while keeping the PDN bit set to ‘1’b.
5.
Start MCLK to the appropriate frequency, as discussed in Section 4.5.
6.
Set the PDN bit to ‘0’b.
7.
Apply LRCK,SCLK and SDIN for normal operation to begin.
8.
Bring RESET low if the analog or digital supplies drop below the recommended operating condition to
prevent power glitch related issues.
LRCK
SCLK
MS B
LS B
MS B
LS B
L e ft C han ne l
R ig h t C h an n e l
SDIN
MSB
AOUTA / AINxA
AOUTB / AINxB
Figure 20. Left-Justified Format
LRCK
SCLK
MS B
LS B
MS B
LS B
Left C han ne l
R ig h t C han ne l
SDIN
AOUTA
AOUTB
Figure 21. Right-Justified Format (DAC only)
相關PDF資料
PDF描述
CS42L55-DNZR IC CODEC STER H-HDPN AMP 36-QFN
CS42L73-CWZR IC CODEC AUDIO TELEPHONY 64WLCSP
CS47028B-DQZR IC AUDIO SOC SGL 32BIT 100-LQFP
CS48DV2A-DQZR IC DSP AUDIO 32BIT 2CH 48-LQFP
CS48DV2B-DQZR IC DSP AUDIO 32BIT 2CH 48-LQFP
相關代理商/技術參數(shù)
參數(shù)描述
CS42L51-DNZR 功能描述:接口—CODEC IC LV Stereo Codec F Digital Audio Apps RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS42L52 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:2Low-power, Stereo CODEC w/ Headphone & Speaker Amps
CS42L52_08 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:2Low-power, Stereo CODEC w/ Headphone & Speaker Amps
CS42L52-CNZ 功能描述:接口—CODEC Low Power Stereo CODEC w/ HP+Spkr Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS42L52-CNZ/B1 制造商:Cirrus Logic 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*