s" />
參數(shù)資料
型號(hào)： CS80C286-12
廠商： Intersil
文件頁(yè)數(shù)： 24/60頁(yè)
文件大?。?/td> 0K
描述： IC CPU 16BIT 5V 12.5MHZ 68-PLCC
標(biāo)準(zhǔn)包裝： 126
處理器類型： 80C286 16-位
速度： 12.5MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 68-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 68-PLCC（24.23x24.23）
包裝： 管件
30
Bus Cycle Termination
At maximum transfer rates, the 80C286 bus alternates
between the status and command states. The bus status
signals become inactive after TS so that they may correctly
signal the start of the next bus operation after the completion
of the current cycle. No external indication of TC exists on
the 80C286 local bus. The bus master and bus controller
enter TC directly after TS and continue executing TC cycles
until terminated by the assertion of READY.
READY Operation
The current bus master and 82C288 bus controller terminate
each bus operation simultaneously to achieve maximum bus
operation bandwidth. Both are informed in advance by
READY active (open-collector output from 82C284) which
identifies the last TC cycle of the current bus operation. The
bus master and bus controller must see the same sense of
the READY signal, thereby requiring READY to be synchro-
nous to the system clock.
Synchronous Ready
The 82C284 clock generator provides READY synchroniza-
tion from both synchronous and asynchronous sources (see
Figure 24). The synchronous ready input (SRDY) of the
clock generator is sampled with the falling edge of CLK at
the end of phase 1 of each TC. The state of SRDY is then
broadcast to the bus master and bus controller via the
READY output line.
Asynchronous Ready
Many systems have devices or subsystems that are asyn-
chronous to the system clock. As a result, their ready out-
puts cannot be guaranteed to meet the 82C284 SRDY setup
and hold time requirements. But the 82C284 asynchronous
ready input (ARDY) is designed to accept such signals. The
ARDY input is sampled at the beginning of each TC cycle by
82C284 synchronization logic. This provides one system
CLK cycle time to resolve its value before broadcasting it to
the bus master and bus controller.
ARDY or ARDYEN must be HIGH at the end of TS. ARDY
cannot be used to terminate the bus cycle with no wait
states.
Each ready input of the 82C284 has an enable pin
(SRDYEN and ARDYEN) to select whether the current bus
operation will be terminated by the synchronous or asyn-
chronous ready. Either of the ready inputs may terminate a
bus operation. These enable inputs are active low and have
the same timing as their respective ready inputs. Address
decode logic usually selects whether the current bus opera-
tion should be terminated by ARDY or SRDY.
FIGURE 23. CMDLY CONTROLS THE LEADING EDGE OF COMMAND SIGNAL
TS
TC
TS
TC
READ CYCLE N -1
READ CYCLE N
VALID ADDR N
VALID ADDR (N-1)
A23 - A0
PROC
CLK
S1
S0
ALE
READY
RD
CMDLY
RD
CMDLY
EX1
EX2
φ1
φ2
φ1
φ2
φ1
φ2
φ1
φ2
φ1
φ2
80C286
相關(guān)PDF資料
PDF描述
IP80C88 IC CPU 8/16BIT 5V 5MHZ 40-DIP
SPC5200CBV400B IC MPU 32BIT 500MHZ 272PBGA
ABB85DHBR CONN EDGECARD 170PS R/A .050 SLD
XF2M-2215-1A CONN FPC 22POS 0.5MM PITCH SMD
MPC859TCVR100A IC MPU POWERQUICC 100MHZ 357PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS80C286-1296 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS80C286-12X136 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS80C286-16 功能描述:微處理器 - MPU CPU 16BIT 5V CMOS 16 MHZ 68PLCC COM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
CS80C286-1696 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS80C286-2 制造商:Harris Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*