- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373038 > DAC1208D650HN (NXP Semiconductors N.V.) Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating PDF資料下載
參數(shù)資料
| 型號： | DAC1208D650HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating |
| 封裝： | DAC1208D650HN/C1<SOT804-3|<<<1<Always Pb-free,;DAC1208D650HN/C1<SOT804-3|<<<1<Always Pb-free,; |
| 文件頁數(shù)： | 66/98頁 |
| 文件大?。?/td> | 557K |
| 代理商： | DAC1208D650HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
DAC1208D650
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 14 December 2010
66 of 98
NXP Semiconductors
DAC1208D650
2
×
, 4
×
or 8
×
interpolating DAC with JESD204A interface
Table 105. ERROR_HANDLING register (address 1Bh) bit description
Default settings are shown highlighted.
Bit
Symbol
6
NAD_ERR_CORR
Access
R/W
Value
Description
frame assembler (fa)
not-in-table errors passed to fa
nad (nit and disparity) errors passed to fa
K-character error mode
unexpected K-character errors ignored (at fa)
unexpected K-character errors concealment (at
fa)
nad error mode
nad-errors ignored (at fa)
nad-errors concealment (at fa)
conceal mode
conceal 1 period at fa
conceal 2 periods at fa
conceal 3 periods at fa
conceal 4 periods at fa
disparity error detection configuration
default disparity error detection (table mode)
alternative disparity error detection (cnt mode)
0
1
5
KUX_CORR
R/W
0
1
4
NAD_CORR
R/W
0
1
3 to 2
CORR_MODE[1:0]
R/W
00
01
10
11
1
IMPL_ALT
R/W
0
1
0
IGNORE_ERR
R/W
general error mode
no action
ignore disparity/nit-errors at lane-controller
0
1
Table 106. REINIT_CNTRL register (address 1Ch) bit description
Default settings are shown highlighted.
Bit
Symbol
7
REINIT_ILA_LN3
Access
R/W
Value
Description
lane 3, ila-buffer out-of-range check
no action
lane 3 ila-buffer out-of-range_error will activate
reinitialization
lane 2, ila-buffer out-of-range check
no action
lane 2 ila-buffer out-of-range_error will activate
reinitialization
lane 1, ila-buffer out-of-range check
no action
lane 1 ila-buffer out-of-range_error will activate
reinitialization
lane 0, ila-buffer out-of-range check
no action
lane 0 ila-buffer out-of-range_error will activate
reinitialization
0
1
6
REINIT_ILA_LN2
R/W
0
1
5
REINIT_ILA_LN1
R/W
0
1
4
REINIT_ILA_LN0
R/W
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1208D750HN | Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating |
| DAC1208D750HN | Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating |
| DL-5538S-C550-SB | 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE |
| DL-5538S-C450-FB | 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE |
| DL-5538S-C450-S | 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1208D650HN/C1,5 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 12BIT DAC 650MSPS 2X 4X OR 8X INT RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1208D650HN-C1 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN64 - Bulk |
| DAC1208D650HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN64 - Tape and Reel |
| DAC1208D650W1/DB,598 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DAC DEMOBOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。