參數(shù)資料
型號(hào)： DP83848C-MAU-EK
廠商： National Semiconductor
文件頁(yè)數(shù)： 29/86頁(yè)
文件大小： 0K
描述： BOARD EVALUATION DP83848C
標(biāo)準(zhǔn)包裝： 1
主要目的： 接口，以太網(wǎng)
已用 IC / 零件： DP83848C
已供物品： 板
相關(guān)產(chǎn)品： DP83848CVVX/NOPBTR-ND - TXRX ETHERNET PHYTER 48-LQFP
DP83848CVV-ND - IC TXRX ETHERNET PHYTER 48-LQFP
www.national.com
34
DP
83
84
8C
5.2 ESD Protection
Typically, ESD precautions are predominantly in effect
when handling the devices or board before being installed
in a system. In those cases, strict handling procedures
need be implemented during the manufacturing process to
greatly reduce the occurrences of catastrophic ESD
events. After the system is assembled, internal compo-
nents are less sensitive from ESD events.
See Section 8.0 for ESD rating.
5.3 Clock In (X1) Requirements
The DP83848C supports an external CMOS level oscillator
source or a crystal resonator device.
Oscillator
If an external clock source is used, X1 should be tied to the
clock source and X2 should be left floating.
Specifications for CMOS oscillators: 25 MHz in MII Mode
and 50 MHz in RMII Mode are listed in Table 6 and Table 8.
Crystal
A 25 MHz, parallel, 20 pF load crystal resonator should be
used if a crystal source is desired. Figure 12 shows a typi-
cal connection for a crystal resonator circuit. The load
capacitor values will vary with the crystal vendors; check
with the vendor for the recommended loads.
The oscillator circuit is designed to drive a parallel reso-
nance AT cut crystal with a minimum drive level of 100
W
and a maximum of 500
W. If a crystal is specified for a
lower drive level, a current limiting resistor should be
placed in series between X2 and the crystal.
As a starting point for evaluating an oscillator circuit, if the
requirements for the crystal are not known, CL1 and CL2
should be set at 33 pF, and R1 should be set at 0.
Specification for 25 MHz crystal are listed in Table 9.
Figure 12. Crystal Oscillator Circuit
X1
X2
CL2
CL1
R1
Table 6. 25
Table 7. 25 MHz Oscillator Specification
Parameter
Min
Typ
Max
Units
Condition
Frequency
25
MHz
Frequency
Tolerance
+50
ppm
Operational Temperature
Frequency
Stability
+50
ppm
1 year aging
Rise / Fall Time
6
nsec
20% - 80%
Jitter
8001
psec
Short term
Jitter
8001
psec
Long term
Symmetry
40%
60%
Duty Cycle
1 This limit is provided as a guideline for component selection and to guaranteed by production testing.
Refer to AN-1548, “PHYTER 100 Base-TX Reference Clock Jitter Tolerance,“ for details on jitter performance.
相關(guān)PDF資料
PDF描述
2-5492591-0 CA 50/125UMRIS SCDUP/2.5BAY 20M1
6278899-1 CA,62.5,MTRJ-SC
L-07W18NKV4T WIREWOUND INDUCTOR 18NH 0402
ECM24DRSN CONN EDGECARD 48POS DIP .156 SLD
1-6828318-2 C/A,2.0MM,RISER,XG,AQUA,LC-SC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DP83848C-POE-EK 功能描述:以太網(wǎng)開(kāi)發(fā)工具 DP83848 POE CARD COMM TEMP RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
DP83848CVV 制造商:Texas Instruments 功能描述:IC, 10/100 ETHERNET PHY, SMD, LQFP48
DP83848CVV/NOPB 功能描述:以太網(wǎng) IC PHYTER COMMERCIAL TEMP SGL PORT RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83848CVV/NOPB 制造商:Texas Instruments 功能描述:Ethernet Transceiver
DP83848CVVX 制造商:Texas Instruments 功能描述:PHY 1-CH 10Mbps/100Mbps 48-Pin LQFP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*