- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1914 > DS2180AQN+T&R (Maxim Integrated Products)IC TRANSCEIVER T1 44-PLCC PDF資料下載
參數(shù)資料
| 型號： | DS2180AQN+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 32/35頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TRANSCEIVER T1 44-PLCC |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 功能： | 收發(fā)器 |
| 接口： | T1 |
| 電路數(shù)： | 1 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 電流 - 電源： | 3mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 帶卷 (TR) |
| 包括： | 警報生成和檢測，B7 填充模式，B8ZS 模式，錯誤檢測和計數(shù)器，“硬件”模式，透明模式 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁
DS2180A
6 of 35
All data transfers are terminated if the CS input transitions high. Port control logic is disabled and SDO is
tri-stated when CS is high.
DATA I/O
Following the eight SCLK cycles that input an address/ command byte to write, a data byte is strobed into
the addressed register on the rising edges of the next eight SCLK cycles. Following an address/command
word to read, contents of the selected register are output on the falling edges of the next eight SCLK
cycles. The SDO pin is tri-stated during device write and may be tied to SDI in applications where the
host processor has a bi-directional I/O pin.
BURST MODE
The burst mode allows all onboard registers to be consecutively read and written by the host processor. A
burst read is used to poll all registers; RSR contents will be unaffected. This feature minimizes device
initialization time on power-up or system reset. Burst mode is initiated when ACB.7 is set and the address
nibble is 0000. Burst is terminated by a low-high transition on CS .
ACB: ADDRESS COMMAND BYTE Figure 2
(MSB)
(LSB)
BM
-
ADD3
ADD2
ADD1
AD0
R/ W
SYMBOL
POSITION
NAME AND DESCRIPTION
BM
ACB.7
Burst Mode. If set (and ACB.1 through ACB.4=0) burst read or
write is enabled.
-
ACB.6
Reserved, must be 0 for proper operation.
-
ACB.5
Reserved, must be 0 for proper operation.
ADD3
ACB.4
MSB of register address.
ADD0
ACB.1
LSB of register address.
R/ W
ACB.0
Read/Write Select.
0 = write addressed register.
1 = read addressed register.
SERIAL PORT READ/WRITE Figure 3
NOTES:
1. SDI sampled on rising edge of SCLK.
2. SDO updated on falling edge of SCLK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2181AQN+ | IC TXRX CEPT PRIMARY RATE 44PLCC |
| DS2186S/T&R | IC TRANSMIT LINE INTERFC 20-SOIC |
| DS2188SN/TRL | IC ATTEN JTR T1/CEPT IND 16-SOIC |
| DS2196LN+ | IC FRAMER DUAL T1 LIU 100-LQFP |
| DS21FF42 | IC FRAMER T1 4X4 16CH 300-BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2180IND | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| DS2180Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver |
| DS2180QIND | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| DS2181A | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC CEPT Primary Rate Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2181A+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC CEPT Primary Rate Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。