參數(shù)資料
型號: DS3148N
廠商: Maxim Integrated Products
文件頁數(shù): 55/89頁
文件大?。?/td> 0K
描述: IC 8CH DS3/3 FRAMER 349-BGA
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 1
控制器類型: DS3/E3 調(diào)幀器
接口: LIU
電源電壓: 3.135 V ~ 3.465 V
電流 - 電源: 640mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 349-BGA 裸露焊盤
供應(yīng)商設(shè)備封裝: 349-HCBGA(27x27)
包裝: 托盤
DS3146/DS3146/DS31412 6-/8-/12-Channel DS3/E3 Framers
59 of 89
Bit 7: Receive FIFO Overrun Latched (ROVRL). This latched status bit is set to 1 each time the receive FIFO
overruns. ROVRL is cleared when the host processor writes a 1 to it and is not set again until another overrun
occurs (i.e., the FIFO has been read from and then allowed to fill up again). When ROVRL is set, it can cause a
hardware interrupt to occur if the ROVRIE bit in the HSRIE register and the HDLCIE bit in the MSRIE register are
both set to 1. The interrupt is cleared when this bit is cleared or one or both of the interrupt-enable bits are cleared.
Register Name:
HSRIE
Register Description:
HDLC Status Register Interrupt Enable
Register Address:
56h
Bit #
7
6
5
4
3
2
1
0
Name
ROVRIE
RPEIE
RPSIE
RABTIE
RHWMIE
TLWMIE
TUDRIE
TENDIE
Default
0
Bit 0: Transmit Packet-End Interrupt Enable (TENDIE). This bit enables an interrupt if the TENDL bit in the
HSRL register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 1: Transmit FIFO Underrun Interrupt Enable (TUDRIE). This bit enables an interrupt if the TUDRL bit in the
HSRL register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 2: Transmit FIFO Low Watermark Interrupt Enable (TLWMIE). This bit enables an interrupt if the TLWML bit
in the HSRL register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 3: Receive FIFO High Watermark Interrupt Enable (RHWMIE). This bit enables an interrupt if the RHWML bit
in the HSRL register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 4: Receive Abort Sequence Detected Interrupt Enable (RABTIE). This bit enables an interrupt if the RABTL
bit in the HSRL register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 5: Receive Packet Start Interrupt Enable (RPSIE). This bit enables an interrupt if the RPSL bit in the HSRL
register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 6: Receive Packet-End Interrupt Enable (RPEIE). This bit enables an interrupt if the RPEL bit in the HSRL
register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 7: Receive FIFO Overrun Interrupt Enable (ROVRIE). This bit enables an interrupt if the ROVRL bit in the
HSRL register is set.
0 = interrupt disabled
1 = interrupt enabled
相關(guān)PDF資料
PDF描述
VI-24K-IX-S CONVERTER MOD DC/DC 40V 75W
PIC16C54C-20E/SO IC MCU OTP 512X12 18SOIC
PIC16C54C-04E/SS IC MCU OTP 512X12 20SSOP
PIC12C509T-04/SM IC MCU OTP 1KX12 8-SOIJ
PIC12C508T-04I/SM IC MCU OTP 512X12 8-SOIJ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS315 制造商:Hubbell Wiring Device-Kellems 功能描述:SWITCH, DECO SER, 3W, 15A 120/277V, BR
DS3150 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3.3V, DS3/E3/STS-1 Line Interface Unit
DS3150DK 功能描述:網(wǎng)絡(luò)開發(fā)工具 DS3150 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
DS3150G 功能描述:IC LIU T3/E3/STS-1 49-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
DS3150GN 功能描述:IC LIU T3/E3/STS-1 IND 49-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件