參數(shù)資料
型號(hào): DS3254DK
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 16/71頁(yè)
文件大?。?/td> 0K
描述: KIT DEMO FOR DS3254
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
設(shè)計(jì)資源: DS3254DK Gerber Files
標(biāo)準(zhǔn)包裝: 1
主要目的: 電信,線路接口單元(LIU)
已用 IC / 零件: DS3254
已供物品: 板,CD
DS3251/DS3252/DS3253/DS3254
23 of 71
Register Name:
CACR
Register Description:
Clock Adapter Control Register
Register Address:
08h
Bit
7
6
5
4
3
2
1
0
Name
T3MOE
E3MOE
STMOE
AMCSEL[1] AMCSEL[0]
AMCEN
Default
0
Bit 7: T3MCLK Output Enable (T3MOE). When the clock adapter block is configured to synthesize the DS3
master clock, the DS3 master clock can be output on the T3MCLK pin by setting T3MOE=1. This clock can then be
used as the transmit clock for neighboring DS3 framers and other components requiring a DS3 clock. This bit
should only be set to 1 if the T3MCLK pin is not driven externally.
0 = T3MCLK output driver disabled
1 = T3MCLK output driver enabled
Bit 6: E3MCLK Output Enable (E3MOE). When the clock adapter block is configured to synthesize the E3 master
clock, the E3 master clock can be output on the E3MCLK pin by setting E3MOE=1. This clock can then be used as
the transmit clock for neighboring E3 framers and other components requiring an E3 clock. This bit should only be
set to 1 if the E3MCLK pin is not driven externally.
0 = E3MCLK output driver disabled
1 = E3MCLK output driver enabled
Bit 5: STMCLK Output Enable (STMOE). When the clock adapter block is configured to synthesize the STS-1
master clock, the STS-1 master clock can be output on the of the STMCLK pin by setting STMOE=1. This clock
can then be used as the transmit clock for neighboring SONET framers, mappers and other components requiring
an STS-1 clock. This bit should only be set to 1 if the STMCLK pin is not driven externally.
0 = STMCLK output driver disabled
1 = STMCLK output driver enabled
Bits 2 to 1: Alternate Master Clock Select (AMCSEL[1:0]). See Section 12 for details.
00 = 19.44 MHz
01 = 38.88 MHz
10 = 77.76 MHz
11 = {unused value}
Bit 0: Alternate Master Clock Enable (AMCEN). See Section 12 for details.
0 = alternate master clock mode disabled
1 = alternate master clock mode enabled
相關(guān)PDF資料
PDF描述
GCA32DRMH-S288 CONN EDGECARD 64POS .125 EXTEND
EET-UQ2G471CA CAP ALUM 470UF 400V 20% SNAP
UCY2G680MHD CAP ALUM 68UF 400V 20% RADIAL
RCC22DCMS CONN EDGECARD 44POS .100 WW
VE-JWK-EY-S CONVERTER MOD DC/DC 40V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3254N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3254N# 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3254N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3254NA3 制造商:Maxim Integrated Products 功能描述:QUAD ENH DS3/E3 LIU REV A3 IND - Rail/Tube
DS3256 功能描述:網(wǎng)絡(luò)控制器與處理器 IC X6 T3/E3 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray