- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16258 > DS3254DK (Maxim Integrated Products)KIT DEMO FOR DS3254 PDF資料下載
參數(shù)資料
| 型號： | DS3254DK |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 29/71頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEMO FOR DS3254 |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 設(shè)計資源： | DS3254DK Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 電信，線路接口單元（LIU） |
| 已用 IC / 零件： | DS3254 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
DS3251/DS3252/DS3253/DS3254
35 of 71
12. CLOCK ADAPTER
The clock adapter block generates all required clock rates from a single input clock. If a transmission-quality clock
of one line rate (DS3, E3 or STS-1) is present, the clock adapter can synthesize transmission-quality clocks at the
other two line rates. Both input clocks and synthesized clocks are then available to be used as master clocks by the
CDRs and jitter attenuators. In hardware mode the clock adapter is entirely controlled by the T3MCLK, E3MCLK
and STMCLK pins. See the pins descriptions for those pins in Table 6-A.
In CPU bus mode additional clock adapter control options are available in the CACR register. When control bit
AMCEN is set to 1, the clock adapter block is configured for alternate master clock mode. In this mode, the clock
adapter expects to receive a clock whose frequency is specified by the AMCSEL[1:0] control bits rather than a
DS3, E3 or STS-1 clock. Valid input frequencies are 19.44 MHz, 38.88 MHz and 77.76 MHz. In alternate master
clock mode the clock adapter can synthesize up to two clock rates (DS3, E3 or STS-1). To synthesize DS3 and E3
clocks, the alternate master clock should be applied to the STMCLK pin. To synthesize DS3 and STS-1 clocks, the
clock should be applied to the E3MCLK pin. To synthesize E3 and STS-1 clocks, the clock should be applied to the
T3MCLK pin. The device can be powered up with an alternate clock applied to one of the MCLK pins, even though
the power-on default values of AMCEN and AMCSEL[1:0] may not match the applied clock. Once these control bits
are properly set after power-up, the clock adapter begins to synthesize the proper master clocks, and the device as
a whole functions normally.
CPU bus mode also provides the ability to output synthesized master clocks on the T3MCLK, E3MCLK and
STMCLK pins for use by neighboring framers, mappers and other components. To output the synthesized DS3
master clock on T3MCLK, set CACR:T3MOE=1. To output the synthesized E3 master clock on E3MCLK, set
CACR:E3MOE=1. To output the synthesized STS-1 master clock on STMCLK, set CACR:STMOE=1.
13. RESET LOGIC
There are four sources for reset: an internal power-on reset (POR) circuit, the reset pin
RST, the JTAG reset pin
JTRST, and the RST bit in each LIU’s global configuration register (GCR). The chip is divided into three zones for
reset: the digital logic, the analog circuits, and the JTAG logic. The digital logic includes the status and control
registers, the B3ZS/HDB3 encoder and decoder, the PRBS generator and detector, and the LOS detect logic. The
analog circuits include clock and data recovery, jitter attenuator, and transmit waveform generation. The JTAG
logic consists of the common boundary scan controller and the boundary scan cells at each pin.
The POR circuit resets the digital logic, analog circuits, and JTAG logic zones. The
RST pin resets the digital logic
and the analog circuits but not the JTAG logic. The
JTRST pin resets only the JTAG logic. Each LIU’s RST register
bit resets the digital logic for that LIU, including resetting the LIU’s registers to the default state (except for the RST
bit itself).
The POR signal and
RST pin require an active master clock source for the LIU to properly reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCA32DRMH-S288 | CONN EDGECARD 64POS .125 EXTEND |
| EET-UQ2G471CA | CAP ALUM 470UF 400V 20% SNAP |
| UCY2G680MHD | CAP ALUM 68UF 400V 20% RADIAL |
| RCC22DCMS | CONN EDGECARD 44POS .100 WW |
| VE-JWK-EY-S | CONVERTER MOD DC/DC 40V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3254N | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3254N# | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3254N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3254NA3 | 制造商:Maxim Integrated Products 功能描述:QUAD ENH DS3/E3 LIU REV A3 IND - Rail/Tube |
| DS3256 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC X6 T3/E3 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。