參數(shù)資料
型號(hào): DSP1628
英文描述: TVS 400W 60V BIDIRECT SMA
中文描述: 澄清,串行I /設(shè)備的DSP1620/27/28/29 O控制注冊(cè)說(shuō)明
文件頁(yè)數(shù): 37/114頁(yè)
文件大?。?/td> 804K
代理商: DSP1628
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
Lucent Technologies Inc.
35
4 Hardware Architecture
(continued)
Table 15. JTAG Boundary-Scan Register
* Please refer to Pin Multiplexing in Section 4.1 for a description of pin multiplexing of BIO, PHIF, VEC[3:0], and SIO2.
Note that shifting a zero into this cell in the mode to scan a zero into the chip will disable the processor clocks just as the STOP pin will.
When the JTAG SAMPLE instruction is used, this cell will have a logic one regardless of the state of the pin.
Note:
The direction of shifting is from TDI to cell 104 to cell 103 . . . to cell 0 of TDO.
Cell
0
1
2
3
4
5
6
7
8
9
10—25
26
27
28—31
32—36
37
38—48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Type
OE
O
I
DC
B
I
O
I
OE
I
O
I
O
O
B
DC
B
O
O
I
DC
B
DC
B
DC
B
DC
B
OE
O
DC
B
DC
B
DC
B
DC
Signal Name/Function
Controls cells 1, 27—31
CKO
RSTB
Controls cell 4
TRAP
STOP
IACK
INT0
Controls cells 6, 10—25, 49, 50, 78, 79
INT1
AB[0:15]
EXM
RWN
EROM, ERAMLO, ERAMHI, IO
DB[0:4]
Controls cells 32—36, 38—48
DB[5:15]
OBE1
IBF1
DI1
Controls cell 53
ILD1
Controls cell 55
ICK1
Controls cell 57
OCK1
Controls cell 59
OLD1
Controls cell 61
DO1
Controls cell 63
SYNC1
Controls cell 65
SADD1
Controls cell 67
DOEN1
Controls cell 69
Cell
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
Type
B
DC
B
DC
B
DC
B
DC
B
O
O
DC
B
DC
B
DC
B
DC
B
DC
B
DC
B
DC
B
DC
B
DC
B
DC
B
DC
B
DC
B
I
Signal Name/Function
OCK2/PCSN*
Controls cell 71
DO2/PSTAT*
Controls cell 73
SYNC2/PBSEL*
Controls cell 75
ILD2/PIDS*
Controls cell 77
OLD2/PODS*
IBF2/PIBF*
OBE2/POBE*
Controls cell 81
ICK2/PB0*
Controls cell 83
DI2/PB1*
Controls cell 85
DOEN2/PB2*
Controls cell 87
SADD2/PB3*
Controls cell 89
IOBIT0/PB4*
Controls cell 91
IOBIT1/PB5*
Controls cell 93
IOBIT2/PB6*
Controls cell 95
IOBIT3/PB7*
Controls cell 97
VEC3/IOBIT4*
Controls cell 99
VEC2/IOBIT5*
Controls cell 101
VEC1/IOBIT6*
Controls cell 103
VEC0/IOBIT7*
CKI
相關(guān)PDF資料
PDF描述
DSP16210 TVS 400W 6.5V UNIDIRECT SMA
DSP1627 TVS 400W 6.5V BIDIRECT SMA
DSP1629 TVS 400W 64V UNIDIRECT SMA
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
DSP16410 16-bit fixed point DSP with Flash
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP1629 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1629 Digital Signal Processor
DSP1629BA10K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC
DSP1629BA10K12.5IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
DSP1629BA10K16.7IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC
DSP1629BA10K19.2IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor