參數(shù)資料
型號(hào): DSP1628
英文描述: TVS 400W 60V BIDIRECT SMA
中文描述: 澄清,串行I /設(shè)備的DSP1620/27/28/29 O控制注冊(cè)說(shuō)明
文件頁(yè)數(shù): 49/114頁(yè)
文件大?。?/td> 804K
代理商: DSP1628
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
Lucent Technologies Inc.
47
5 Software Architecture
(continued)
A single-cycle squaring function is provided in DSP1628. By setting the X = Y = bit in the
auc
register, any instruction
that loads the high half of the
y
register also loads the
x
register with the same value. A subsequent instruction to
multiply the
x
register and
y
register results in the square of the value being placed in the
p
register. The instruction
a0
=
p
p
=
x
*
y
y
= *
r0
++ with the X = Y = bit set to one will read the value pointed to by
r0
, load it to both
x
and
y
, multiply the previously fetched value of
x
and
y
, and transfer the previous product to
a0
. A table of values pointed
to by
r0
can thus be squared in a pipeline with one instruction cycle per each value. Multiply/ALU instructions that
use
x
= X transfer statements (such as
a0
=
p
p
=
x
*
y
y
= *
r0
++
x
=
*pt
++) are not recommended for squaring
because
pt
will be incremented even though
x
is not loaded from the value pointed to by
pt
. Also, the same conflict
wait occurrences from reading the same bank of internal memory or reading from external memory apply, since the
X space fetch occurs (even though its value is not used).
The l in [ ] is an optional argument that specifies the low 16 bits of
aT
or
y
.
Add cycles for:
1. When an external memory access is made in X or Y space and wait-states are programmed, add the number of wait-states.
2. If an X space access and a Y space access are made to the same bank of DPRAM in one instruction, add one cycle.
Note: For transfer statements when loading the upper half of an accumulator, the lower half is cleared if the corresponding CLR bit in the
auc
register is zero.
auc
is cleared by reset.
Table 17. Multiply/ALU Instructions
Function Statement
Transfer Statement
y = Y
y = aT
y[l] = Y
aT[l] = Y
x = Y
Y
Y = y[l]
Y = aT[l]
Z:y
Z:y[l]
Z:aT[l]
Cycles (Out/In Cache)
2/1
2/1
1/1
1/1
1/1
1/1
2/2
2/2
2/2
2/2
2/2
p = x * y
p = x * y
p = x * y
p = x * y
x = X
x = X
aD = p
aD = aS + p
aD = aS – p
aD = p
aD = aS + p
aD = aS – p
aD = y
aD = aS + y
aD = aS – y
aD = aS & y
aD = aS | y
aD = aS ^ y
aS – y
aS & y
x = X
Table 18. Replacement Table for Multiply/ALU Instructions
Replace
aD, aS, aT
X
Value
Meaning
a0, a1
*pt++, *pt++i
One of two DAU accumulators.
X memory space location pointed to by
pt
.
pt
is postmodified by +1
and i, respectively.
RAM location pointed to by
rM
(M = 0, 1, 2, 3).
rM
is postmodified by
0, +1, –1, or j, respectively.
Read/Write compound addressing.
rM
(M = 0, 1, 2, 3) is used twice.
First, postmodified by 0, +1, –1, or j, respectively; and, second, post-
modified by +1, 0, +2, or k, respectively.
Y
*rM, *rM++, *rM--, rM++j
Z
*rMzp, *rMpz, *rMm2, *rMjk
相關(guān)PDF資料
PDF描述
DSP16210 TVS 400W 6.5V UNIDIRECT SMA
DSP1627 TVS 400W 6.5V BIDIRECT SMA
DSP1629 TVS 400W 64V UNIDIRECT SMA
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
DSP16410 16-bit fixed point DSP with Flash
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP1629 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:DSP1629 Digital Signal Processor
DSP1629BA10K10IT 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC
DSP1629BA10K12.5IR 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:16-Bit Digital Signal Processor
DSP1629BA10K16.7IT 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC
DSP1629BA10K19.2IR 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:16-Bit Digital Signal Processor