• <i id="wkrix"></i>
  • <code id="wkrix"></code>
    參數(shù)資料
    型號(hào): DSP56303VF100B1
    廠商: Freescale Semiconductor
    文件頁(yè)數(shù): 32/108頁(yè)
    文件大?。?/td> 0K
    描述: IC DSP 24BIT 100MHZ 196-BGA
    標(biāo)準(zhǔn)包裝: 630
    系列: DSP563xx
    類(lèi)型: 定點(diǎn)
    接口: 主機(jī)接口,SSI,SCI
    時(shí)鐘速率: 100MHz
    非易失內(nèi)存: ROM(576 B)
    芯片上RAM: 24kB
    電壓 - 輸入/輸出: 3.30V
    電壓 - 核心: 3.30V
    工作溫度: -40°C ~ 100°C
    安裝類(lèi)型: 表面貼裝
    封裝/外殼: 196-LBGA
    供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
    包裝: 托盤(pán)
    DSP56303 Technical Data, Rev. 11
    Freescale Semiconductor
    iii
    Features
    Table 1 lists the features of the DSP56303 device.
    Table 1. DSP56303 Features
    Feature
    Description
    High-Performance
    DSP56300 Core
    100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal
    Object code compatible with the DSP56000 core with highly parallel instruction set
    Data arithmetic logic unit (Data ALU) with fully pipelined 24
    × 24-bit parallel multiplier-accumulator (MAC),
    56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing), conditional
    ALU instructions, and 24-bit or 16-bit arithmetic support under software control
    Program control unit (PCU) with position-independent code (PIC) support, addressing modes optimized for
    DSP applications (including immediate offsets), internal instruction cache controller, internal memory-
    expandable hardware stack, nested hardware DO loops, and fast auto-return interrupts
    Direct memory access (DMA) with six DMA channels supporting internal and external accesses; one-, two-
    , and three-dimensional transfers (including circular buffering); end-of-block-transfer interrupts; and
    triggering from interrupt lines and all peripherals
    Phase-lock loop (PLL) allows change of low-power divide factor (DF) without loss of lock and output clock
    with skew elimination
    Hardware debugging support including on-chip emulation (OnCE‘) module, Joint Test Action Group (JTAG)
    test access port (TAP)
    Internal Peripherals
    Enhanced 8-bit parallel host interface (HI08) supports a variety of buses (for example, ISA) and provides
    glueless connection to a number of industry-standard microcomputers, microprocessors, and DSPs
    Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three transmitters (allows
    six-channel home theater)
    Serial communications interface (SCI) with baud rate generator
    Triple timer module
    Up to thirty-four programmable general-purpose input/output (GPIO) pins, depending on which peripherals
    are enabled
    Internal Memories
    192
    × 24-bit bootstrap ROM
    8 K
    × 24-bit RAM total
    Program RAM, instruction cache, X data RAM, and Y data RAM sizes are programmable:
    External Memory
    Expansion
    Data memory expansion to two 256 K
    × 24-bit word memory spaces using the standard external address
    lines
    Program memory expansion to one 256 K
    × 24-bit words memory space using the standard external
    address lines
    External memory expansion port
    Chip select logic for glueless interface to static random access memory (SRAMs)
    Internal DRAM Controller for glueless interface to dynamic random access memory (DRAMs)
    Power Dissipation
    Very low-power CMOS design
    Wait and Stop low-power standby modes
    Fully static design specified to operate down to 0 Hz (dc)
    Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-
    dependent)
    Packaging
    144-pin TQFP package in lead-free or lead-bearing versions
    196-pin molded array plastic-ball grid array (MAP-BGA) package in lead-free or lead-bearing versions
    Program RAM
    Size
    Instruction
    Cache Size
    X Data RAM
    Size
    Y Data RAM
    Size
    Instruction
    Cache
    Switch Mode
    4096
    × 24-bit
    0
    2048
    × 24-bit
    2048
    × 24-bit
    disabled
    3072
    × 24-bit
    1024
    × 24-bit
    2048
    × 24-bit
    2048
    × 24-bit
    enabled
    disabled
    2048
    × 24-bit
    0
    3072
    × 24-bit
    3072
    × 24-bit
    disabled
    enabled
    1024
    × 24-bit
    1024
    × 24-bit
    3072
    × 24-bit
    3072
    × 24-bit
    enabled
    相關(guān)PDF資料
    PDF描述
    VI-24D-EU CONVERTER MOD DC/DC 85V 200W
    HMC30DRYH-S734 CONN EDGECARD 60POS DIP .100 SLD
    TACR475M010XTA CAP TANT 4.7UF 10V 20% 0805
    VI-24B-EU CONVERTER MOD DC/DC 95V 200W
    VE-B6Y-CX-S CONVERTER MOD DC/DC 3.3V 49.5W
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    DSP56303VF100R2 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
    DSP56303VL100 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
    DSP56303VL100B1 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
    DSP56304GC66 制造商:未知廠家 制造商全稱:未知廠家 功能描述:24-Bit Digital Signal Processor
    DSP56304GC80 制造商:未知廠家 制造商全稱:未知廠家 功能描述:24-Bit Digital Signal Processor