成人免费无码大片在线观看,亚洲а∨天堂久久精品ppypp,大香区一二三四区2021

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358702 > EF4442CMG/B(Z63) (ATMEL CORP) SPECIALTY TELECOM CIRCUIT, CDIP28 PDF資料下載

型號(hào)：	EF4442CMG/B(Z63)
廠商：	ATMEL CORP
元件分類：	通信及網(wǎng)絡(luò)
英文描述：	SPECIALTY TELECOM CIRCUIT, CDIP28
封裝：	SIDE BRAZED, CERAMIC, DIP-28
文件頁(yè)數(shù)：	199/1069頁(yè)
文件大?。?/td>	14303K
代理商：	EF4442CMG/B(Z63)

SAM4CP [DATASHEET]

43051E–ATPL–08/14

12.9.1.7 Configuration and Control Register

The SCB_CCR controls the entry to the Thread mode and enables the handlers for NMI, hard fault and faults escalated by

FAULTMASK to ignore BusFaults. It also enables the division by zero and unaligned access trapping, and the access to the

NVIC_STIR by unprivileged software (see

“Software Trigger Interrupt Register”

STKALIGN: Stack Alignment

Indicates the stack alignment on exception entry:

0: 4-byte aligned.

1: 8-byte aligned.

On exception entry, the processor uses bit [9] of the stacked PSR to indicate the stack alignment. On return from the exception, it

uses this stacked bit to restore the correct stack alignment.

BFHFNMIGN: Bus Faults Ignored

Enables handlers with priority -1 or -2 to ignore data bus faults caused by load and store instructions. This applies to the hard fault

and FAULTMASK escalated handlers:

0: Data bus faults caused by load and store instructions cause a lock-up.

1: Handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions.

Set this bit to 1 only when the handler and its data are in absolutely safe memory. The normal use of this bit is to probe system

devices and bridges to detect control path problems and fix them.

DIV_0_TRP: Division by Zero Trap

Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0:

0: Do not trap divide by 0.

1: Trap divide by 0.

When this bit is set to 0, a divide by zero returns a quotient of 0.

UNALIGN_TRP: Unaligned Access Trap

Enables unaligned access traps:

0: Do not trap unaligned halfword and word accesses.

1: Trap unaligned halfword and word accesses.

If this bit is set to 1, an unaligned access generates a usage fault.

Unaligned LDM, STM, LDRD, and STRD instructions always fault irrespective of whether UNALIGN_TRP is set to 1.

相關(guān)PDF資料	PDF描述
EF4442CMB/T(Z63)	SPECIALTY TELECOM CIRCUIT, CDIP28
E5550F-DOW	SPECIALTY TELECOM CIRCUIT, UUC7
E5530H-230-S8	SPECIALTY TELECOM CIRCUIT, PDSO8
E5530H-230-DOW	SPECIALTY TELECOM CIRCUIT, UUC
ECM2A5C3A12-29.939MTR	QUARTZ CRYSTAL RESONATOR, 29.939 MHz

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
EF4442CVZ63	制造商:e2v technologies 功能描述:EF4442CVZ63 - Trays
EF4442E1MB/TZ63	制造商:e2v technologies 功能描述:BUFFER RECEIVER - Trays
EF4442PVZ63	制造商:e2v technologies 功能描述:MULTI CH RCVR 28PDIP - Trays
EF45-30	制造商:ABB Control 功能描述:RELAYOVERLOAD9-30A 制造商:ABB Control 功能描述:RELAY,OVERLOAD,9-30A
EF45-45	制造商:ABB Control 功能描述:RELAYOVERLOAD15-45A

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝