SAM4CP [DATASHEET]
43051E–ATPL–08/14
42
11.
Peripherals
11.1
Peripheral Identifiers
Table 11-1
defines the Peripheral Identifiers of the SAM4CP. A peripheral identifier is required for the control of the
peripheral interrupt with the Nested Vectored Interrupt Controller, and for the control of the peripheral clock with the
Power Management Controller.
The two ARM Cortex-M4 processors share the same interrupt mapping, and thus, they share all the interrupts of the
peripherals.
Note:
Note some peripherals are on the Bus Matrix 0/AHB to ABP Bridge 0 and other peripherals are on the Bus
Matrix 1/AHB to ABP Bridge 1. If Core 0 needs to access a peripheral on the Bus Matrix 1/AHB to ABP Bridge 1,
the Core 0 application must enable the Core 1 System Clock (Bus and peripherals) and release Core 1 System
Reset (Bus and peripherals). Peripherals on Sub-system 0 or Sub-system 1 are mentioned in the Instance
description table that follows.
Table 11-1.
Peripheral Identifiers
Instance ID
Instance Name
NVIC Interrupt
PMC
Clock Control
Instance Description
0
SUPC
X
-
Supply Controller
1
RSTC
X
-
Reset Controller
2
RTC
X
-
Real-time Clock
3
RTT
X
-
Real-time Timer
4
WDT
X
-
Watchdog Timer/Reinforced Watchdog Timer
5
PMC
X
-
Power Management Controller
6
EFC
X
-
Enhanced Embedded Flash Controller 0
7
-
-
-
Reserved
8
UART0
X
X
UART 0 (Sub-system 0 Clock)
9
-
-
-
Reserved
10
-
-
-
Reserved
11
PIOA
X
X
Parallel I/O Controller A (Sub-system 0 Clock)
12
PIOB
X
X
Parallel I/O Controller B (Sub-system 0 Clock)
13
-
-
-
Reserved
14
USART0
X
X
USART 0 (Sub-system 0 Clock)
15
USART1
X
X
USART 1 (Sub-system 0 Clock)
16
USART2
X
X
USART 2 (Sub-system 0 Clock)
17
USART3
X
X
USART 3 (Sub-system 0 Clock)
18
USART4
X
X
USART 4 (Sub-system 0 Clock)
19
TWI0
X
X
Two Wire Interface 0 (Sub-system 0 Clock)
20
TWI1
X
X
Two Wire Interface 1 (Sub-system 0 Clock)
21
PPLC
X
X
Power Line Communication (Sub-system 0 Clock)
22
-
-
-
Reserved
23
TC0
X
X
Timer/Counter 0 (Sub-system 0 Clock)
24
TC1
X
X
Timer/Counter 1 (Sub-system 0 Clock)
25
TC2
X
X
Timer/Counter 2 (Sub-system 0 Clock)