參數(shù)資料
型號: EP4CGX110DF31I7N
廠商: Altera
文件頁數(shù): 17/42頁
文件大?。?/td> 0K
描述: IC CYCLONE IV FPGA 110K 896FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產(chǎn)品: Cyclone? IV FPGAs
標(biāo)準(zhǔn)包裝: 27
系列: CYCLONE® IV GX
LAB/CLB數(shù): 6839
邏輯元件/單元數(shù): 109424
RAM 位總計: 5621760
輸入/輸出數(shù): 475
電源電壓: 1.16 V ~ 1.24 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 896-BBGA
供應(yīng)商設(shè)備封裝: 896-FBGA(31x31)
1–24
Chapter 1: Cyclone IV Device Datasheet
Switching Characteristics
December 2013
Altera Corporation
PLL Specifications
Table 1–25 lists the PLL specifications for Cyclone IV devices when operating in the
commercial junction temperature range (0°C to 85°C), the industrial junction
temperature range (–40°C to 100°C), the extended industrial junction temperature
range (–40°C to 125°C), and the automotive junction temperature range (–40°C to
125°C). For more information about the PLL block, refer to “Glossary” on page 1–37.
EP4CE55
500
437.5
402
362
265
437.5
362
MHz
EP4CE75
500
437.5
402
362
265
437.5
362
MHz
EP4CE115
437.5
402
362
265
437.5
362
MHz
EP4CGX15
500
437.5
402
437.5
MHz
EP4CGX22
500
437.5
402
437.5
MHz
EP4CGX30
500
437.5
402
437.5
MHz
EP4CGX50
500
437.5
402
437.5
MHz
EP4CGX75
500
437.5
402
437.5
MHz
EP4CGX110
500
437.5
402
437.5
MHz
EP4CGX150
500
437.5
402
437.5
MHz
Note to Table 1–24:
(1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades.
Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 2 of 2)
Device
Performance
Unit
C6
C7
C8
C8L (1)
C9L (1)
I7
I8L (1)
A7
Table 1–25. PLL Specifications for Cyclone IV Devices (1), (2) (Part 1 of 2)
Symbol
Parameter
Min
Typ
Max
Unit
fIN (3)
Input clock frequency (–6, –7, –8 speed grades)
5
472.5
MHz
Input clock frequency (–8L speed grade)
5
362
MHz
Input clock frequency (–9L speed grade)
5
265
MHz
fINPFD
PFD input frequency
5
325
MHz
fVCO (4)
PLL internal VCO operating range
600
1300
MHz
fINDUTY
Input clock duty cycle
40
60
%
tINJITTER_CCJ (5)
Input clock cycle-to-cycle jitter
FREF 100 MHz
0.15
UI
FREF < 100 MHz
±750
ps
fOUT_EXT (external clock
output) (3)
PLL output frequency
472.5
MHz
fOUT (to global clock)
PLL output frequency (–6 speed grade)
472.5
MHz
PLL output frequency (–7 speed grade)
450
MHz
PLL output frequency (–8 speed grade)
402.5
MHz
PLL output frequency (–8L speed grade)
362
MHz
PLL output frequency (–9L speed grade)
265
MHz
tOUTDUTY
Duty cycle for external clock output (when set to 50%)
45
50
55
%
tLOCK
Time required to lock from end of device configuration
1
ms
相關(guān)PDF資料
PDF描述
A42MX36-2BGG272 IC FPGA MX SGL CHIP 54K 272-PBGA
RBB110DHBD CONN EDGECARD 220PS R/A .050 DIP
P1AFS1500-2FGG484I IC FPGA PIGEON POINT 484-FBGA
RBB108DHAT CONN EDGECARD 216PS R/A .050 DIP
AFS1500-2FG484I IC FPGA 8MB FLASH 1.5M 484-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4CGX110F17C8 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV Device Datasheet
EP4CGX110F23C8N 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV FPGA Device Faily Overview
EP4CGX110F23I7N 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV Device Datasheet
EP4CGX15 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV FPGA Device Family Overview
EP4CGX150 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV FPGA Device Family Overview