- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17110 > EVAL-ADUC841QSPZ (Analog Devices Inc)KIT DEV QUICK START ADUC841 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADUC841QSPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/88頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV QUICK START ADUC841 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ PLUS 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC841 |
| 所含物品： | 評估板、電源、纜線、軟件、仿真器和說明文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 35 of 88
Example: Programming the Flash/EE Data Memory
A user wants to program F3H into the second byte on Page 03H
of the Flash/EE data memory space while preserving the other
3 bytes already in this page. A typical program of the Flash/EE
data array involves
1.
Setting EADRH/L with the page address.
2.
Writing the data to be programmed to the EDATA1–4.
3.
Writing the ECON SFR with the appropriate command.
Step 1: Set Up the Page Address
Address registers EADRH and EADRL hold the high byte
address and the low byte address of the page to be addressed.
The assembly language to set up the address may appear as
MOV EADRH,#0
; Set Page Address Pointer
MOV EADRL,#03H
Step 2: Set Up the EDATA Registers
Write the four values to be written into the page into the four
SFRs, EDATA1–4. Unfortunately, the user does not know three
of them. Thus, the user must read the current page and over-
write the second byte.
MOV ECON,#1
; Read Page into EDATA1-4
MOV EDATA2,#0F3H
; Overwrite byte 2
Step 3: Program Page
A byte in the Flash/EE array can be programmed only if it has
previously been erased. To be more specific, a byte can be
programmed only if it already holds the value FFH. Because of
the Flash/EE architecture, this erase must happen at a page level;
therefore, a minimum of 4 bytes (1 page) are erased when an
erase command is initiated. Once the page is erase, the user can
program the 4 bytes in-page and then perform a verification of
the data.
MOV ECON,#5
; ERASE Page
MOV ECON,#2
; WRITE Page
MOV ECON,#4
; VERIFY Page
MOV A,ECON
; Check if ECON=0 (OK!)
JNZ ERROR
Although the 4 kBytes of Flash/EE data memory are shipped
from the factory pre-erased, i.e., byte locations set to FFH, it is
nonetheless good programming practice to include an
ERASEALL routine as part of any configuration/setup code
running on the parts. An ERASEALL command consists of
writing 06H to the ECON SFR, which initiates an erase of the
4-kByte Flash/EE array. This command coded in 8051 assembly
would appear as
MOV ECON,#06H
; Erase all Command
; 2 ms Duration
Flash/EE Memory Timing
Typical program and erase times for the parts are as follows:
Normal Mode (operating on Flash/EE data memory)
READPAGE (4 bytes)
22 machine cycles
WRITEPAGE (4 bytes)
380 s
VERIFYPAGE (4 bytes)
22 machine cycles
ERASEPAGE (4 bytes)
2 ms
ERASEALL (4 kBytes)
2 ms
READBYTE (1 byte)
9 machine cycles
WRITEBYTE (1 byte)
200 s
ULOAD Mode (operating on Flash/EE program memory)
WRITEPAGE (256 bytes)
16.5 ms
ERASEPAGE (64 bytes)
2 ms
ERASEALL (56 kBytes)
2 ms
WRITEBYTE (1 byte)
200 s
Note that a given mode of operation is initiated as soon as the
command word is written to the ECON SFR. The core micro-
controller operation on the parts is idled until the requested
program/read or erase mode is completed. In practice, this
means that even though the Flash/EE memory mode of operation
is typically initiated with a two machine cycle MOV instruction
(to write to the ECON SFR), the next instruction is not executed
until the Flash/EE operation is complete. This means that the
core cannot respond to interrupt requests until the Flash/EE
operation is complete, although the core peripheral functions
like counter/timers continue to count and time as configured
throughout this period.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT97SC3204T-X1K180 | KIT DEV EMBEDDED TPM TWI |
| RPS-1K-16-10/2.0-9 | HEAT SHRINK SLEEVE |
| ATF15XX-DK3 | KIT DEV FOR ATF15XX CPLD'S |
| ADR02WARZ-REEL7 | IC VREF SERIES PREC 5V 8-SOIC |
| EVAL-ADUC812QSZ | BOARD EVALUATION FOR ADUC812 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC841QSPZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
| EVAL-ADUC841QSZ | 功能描述:KIT DEV FOR ADUC841 QUICK START RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC842QS | 功能描述:KIT DEV FOR ADUC842 QUICK START RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC842QS1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC842QSP1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。