參數(shù)資料
型號： FS7VS-5
廠商： Mitsubishi Electric Corporation
英文描述： HIGH-SPEED SWITCHING USE
中文描述： 高速開關(guān)使用
文件頁數(shù)： 62/91頁
文件大?。?/td> 488K
代理商： FS7VS-5
9.5.3.4 Reset of Flash Erase and Programming Cycles
An external reset on the RESET pin will also reset the internal Flash memory state
machine. When the Flash is in programming or erase mode, the RESET pin will terminate
the programming or erase operation and return the Flash back to read mode in tNLNH-A
(minimum 25 μs) time.
9.6 Programming In-Circuit using the JTAG-ISP Interface
The JTAG-ISP interface on the PSD935G2 can be enabled on Port E (see Table 29). All
memory (Flash and Flash Boot Block), PLD logic, and PSD configuration bits may be
programmed through the JTAG-ISC interface. A blank part can be mounted on a printed
circuit board and programmed using JTAG-ISP.
The standard JTAG signals (IEEE 1149.1) are TMS, TCK, TDI, and TDO. Two additional
signals, TSTAT and TERR, are optional JTAG extensions used to speed up program and
erase operations.
PSD935G2
PSD9XX Family
61
Port E Pin
PE0
PE1
PE2
PE3
PE4
PE5
JTAG Signals
TMS
TCK
TDI
TDO
TSTAT
TERR
Description
Mode Select
Clock
Serial Data In
Serial Data Out
Status
Error Flag
Table 29. JTAG Port Signals
The
PSD935G2
Functional
Blocks
(cont.)
*
SR_cod bit in the VM Register are always cleared to zero on power on or warm reset.
Port Configuration
MCU I/O
PLD Output
Power On Reset
Input Mode
Valid after internal
PSD configuration
bits are loaded
Tri-stated
Tri-stated
Warm Reset
Input Mode
Valid
Power Down Mode
Unchanged
Depend on inputs to
PLD (address are
blocked in PD mode)
Not defined
Tri-stated
Address Out
Data Port
Tri-stated
Tri-stated
Table 28. Status During Power On Reset, Warm Reset and Power Down Mode
Register
PMMR0, 2
VM Register*
Power On Reset
Cleared to
“
0
”
Initialized based on
the selection in
PSDsoft
Configuration Menu.
Cleared to
“
0
”
Warm Reset
Unchanged
Initialized based on
the selection in
PSDsoft
Configuration Menu.
Cleared to
“
0
”
Power Down Mode
Unchanged
Unchanged
All other registers
Unchanged
By default, on a blank PSD (as shipped from factory or after erasure), four pins on Port E
are enabled for the basic JTAG signals TMS, TCK, TDI, and TDO.
See ST Application Note AN1153 for more details on JTAG In-System-Programming.
相關(guān)PDF資料
PDF描述
PSD935F3V-15B81 Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD935F3V-15B81I Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 30000uF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-0.1pF; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: Solder Coated (Sn/Pb, 70/30); Body Dimensions: 0.080" x 0.050" x 0.055"; Container: Bag; Features: MIL-PRF-55681: S Failure Rate
PSD935F3V-15J Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD935F3V-15JI Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD935F3V-15M Configurable Memory System on a Chip for 8-Bit Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FS-8000 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:MULTI-USER KVM SWITCH
FS-80-0-300V 制造商:Fuji Electric 功能描述:
FS800R06KE3_H7E 制造商:Infineon Technologies AG 功能描述:
FS800R07A2E3 功能描述:IGBT 模塊 IGBT Module 650V 700A RoHS:否 制造商:Infineon Technologies 產(chǎn)品:IGBT Silicon Modules 配置:Dual 集電極—發(fā)射極最大電壓 VCEO:600 V 集電極—射極飽和電壓:1.95 V 在25 C的連續(xù)集電極電流:230 A 柵極—射極漏泄電流:400 nA 功率耗散:445 W 最大工作溫度:+ 125 C 封裝 / 箱體:34MM 封裝:
FS800R07A2E3BOSA2 制造商:Infineon Technologies AG 功能描述:Trans IGBT Module N-CH 650V 700A 33-Pin
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*