- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385345 > GS9092-CNE3 (Gennum Corporation) GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI PDF資料下載
參數(shù)資料
| 型號(hào)： | GS9092-CNE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| 中文描述： | GS9092 GenLINX - R的第三270Mb / s的串行SDI和DVB - ASI在內(nèi) |
| 文件頁數(shù)： | 28/58頁 |
| 文件大小： | 608K |
| 代理商： | GS9092-CNE3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
GS9092 Data Sheet
28202 - 2
September 2005
28 of 58
3.3.3 Ancillary Data Insertion Mode
The internal FIFO is in ancillary data insertion mode when the application layer sets
the FIFO_EN and IOPROC_EN pins HIGH, and the FIFO_MODE[1:0] bits in the
IOPROC_DISABLE register are configured to 10b.
In this mode, the FIFO is divided into two separate blocks of 1024 words each. To
insert ancillary data into the video stream, the internal PLL must be locked to the
input PCLK.
Once the FIFO enters ancillary data insertion mode, there is a 2200 PCLK cycle
(82us) initialization period before the application layer may write ancillary data into
the FIFO. The device will set the ANC_FIFO_READY bit HIGH (bit 12 of address
06h) once this initialization period has passed.
The following steps, which may be completed in any order, are required before
ancillary data is inserted into the data stream:
1. Starting at the first address of the FIFO (address 02Ch), the application layer
must program the contents of the ancillary data packets to be inserted into the
FIFO via the host interface. A maximum of 1024 8-bit words are allowed. The
entire packet, including the ancillary data flag (ADF), data identification (DID),
secondary data identification (SDID) if applicable, data count (DC), and
checksum word must be written into memory. The user may write an arbitrary
value (FFh for example) for the checksum word, which will act as a place
holder. The actual checksum will be calculated and inserted by the device
prior to insertion into the data stream. The GS9092 will also generate bit 8 and
9 for all words in the FIFO (as described in SMPTE 291M) prior to insertion.
Note that no ancillary data can be written to the FIFO until the device has set
the ANC_FIFO_READY bit HIGH.
2. The number of words to be inserted (i.e. the number of words written into the
FIFO), must be programmed in the ANC_WORDS[10:0] register by the
application layer. If the total number of words to be inserted exceeds the
available space, the ancillary data will be inserted up to the point where the
available space is filled.
3. The line(s) in which the packets are to be inserted must be programmed into
the ANC_LINE_A[10:0] and/or ANC_LINE_B[10:0] registers. Up to two lines
per frame may have ancillary data packets inserted in them. If only one line
number register is programmed, ancillary data packets will be inserted in one
line per frame only. The GS9092 will insert ancillary data into the designated
line(s) during every frame.
4. The application layer must set the ANC_SAV bit of the IO_CONFIG register
(address 05h) either HIGH or LOW. By default, the ANC_SAV bit will be LOW
and the ancillary data will be inserted into the horizontal ancillary data space at
the first available location after the EAV. If the ANC_SAV bit is set HIGH, the
ancillary data is written instead immediately after the SAV on the line
programmed. If an active video line is programmed into the
ANC_LINE_A[10:0] or ANC_LINE_B[10:0] register, the active video data will
be overwritten when ANC_SAV is set HIGH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GSC9620 | P-CHANNEL ENHANCEMENT MODE POWER MOSFET |
| GSD2004S-V-GS08 | DIODE 0.225 A, 300 V, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB, ROHS COMPLIANT, PLASTIC PACKAGE-3, Signal Diode |
| GSD2004S-V-GS18 | DIODE 0.225 A, 300 V, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB, ROHS COMPLIANT, PLASTIC PACKAGE-3, Signal Diode |
| GSD2004W-V-GS18 | DIODE 0.225 A, 300 V, SILICON, SIGNAL DIODE, ROHS COMPLIANT, PLASTIC PACKAGE-2, Signal Diode |
| GSD2004W-V-GS08 | DIODE 0.225 A, 300 V, SILICON, SIGNAL DIODE, ROHS COMPLIANT, PLASTIC PACKAGE-2, Signal Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS90A12-P1M | 功能描述:插入式交流適配器 80W 12V 6.67A RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓（通道 1）:5 V 輸出電流（通道 1）:1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V |
| GS90A15-P1M | 功能描述:插入式交流適配器 90W 15V 6A RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓（通道 1）:5 V 輸出電流（通道 1）:1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V |
| GS90A19-P1M | 功能描述:插入式交流適配器 90W 19V 4.74A RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓（通道 1）:5 V 輸出電流（通道 1）:1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V |
| GS90A24-P1M | 功能描述:插入式交流適配器 90W 24V 3.75A RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓（通道 1）:5 V 輸出電流（通道 1）:1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V |
| GS90A48-P1M | 功能描述:插入式交流適配器 90W 48V 1.87A RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓（通道 1）:5 V 輸出電流（通道 1）:1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。