參數(shù)資料
型號： HC05JB4GRS
英文描述： 68HC(7)05JB4 General Release Specification
中文描述： 68HC（7）05JB4總發(fā)行規(guī)格
文件頁數(shù)： 54/106頁
文件大?。?/td> 1366K
代理商： HC05JB4GRS
GENERAL RELEASE SPECIFICATION
July 16, 1999
MOTOROLA
8-2
MULTI-FUNCTION TIMER
For More Information On This Product,
Go to: www.freescale.com
MC68HC05J5A
REV 2.1
8.1
OVERVIEW
As shown in
Figure 8-1
, the Timer is driven by the timer clock, NTF1, divided by
four. NTF1 has the same phase and frequency as the processor bus clock, PH2,
but is not stopped by the WAIT or HALT Modes. This signal drives an 8-bit ripple
counter. The value of this 8-bit ripple counter can be read by the CPU at any time
by accessing the Timer Counter Register (TCR) at address $09. A timer overflow
function is implemented on the last stage of this counter, giving a possible inter-
rupt at the rate of f
op
/1024. The POR function is generated at f
op
/224 stage or at
f
op
/4064 stage, which is selected by a mask option.
The last stage of the 8-bit counter also drives a further 7-bit counter. The final four
stages is used by the RTI circuit, giving possible RTI rates of f
OP
/2
14
, f
OP
/2
15
,
f
OP
/2
16
or f
OP
/2
17
, selected by RT1 and RT0 (see
Table 8-1
). The RTI rate selec-
tor bits, and the RTI and TOF enable bits and flags are located in the Timer Con-
trol and Status Register at location $08.
The power-on cycle clears the entire counter chain and begins clocking the
counter. After 224 or 4064 cycles, the power-on reset circuit is released which
again clears the counter chain and allows the device to come out of reset. At this
point, if RESET is not asserted, the timer will start counting up from zero and nor-
mal device operation will begin. If RESET is asserted at any time during operation
the counter chain will be cleared.
8.2
COMPUTER OPERATING PROPERLY (COP) WATCHDOG
The COP Watchdog is enabled by a mask option.
The COP Watchdog Timer function is implemented by using the output of the RTI
circuit and further dividing it by eight. The minimum COP reset rates are listed in
Table 8-1
. If the COP circuit times out, an internal reset is generated and the nor-
mal reset vector is fetched.
Preventing a COP time-out is done by writing a “0” to bit-0 of address $0FF0.
When the COP is cleared, only the final divide by eight stage (output of the RTI) is
cleared.
Figure 8-2. COP Watchdog Timer Location
8.3
MFT REGISTERS
The 15-stage Multi-function Timer contains two registers: a Timer Counter Regis-
ter and a Timer Control/Status Register.
7
W
R
6
5
4
3
2
1
0
COP
$0FF0
COPR
Reading $0FF0 returns the contents of Test ROM.
Unimplemented
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料
PDF描述
HC05JJ6GRS 68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 68HC05K3 General Release Specification
HC05PL4GRS 68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 68HC05V7 General Release Specification
HC05 Bipolar Transistor; Transistor Polarity:Dual P Channel; Power Dissipation:20W; DC Current Gain Min (hfe):25; Collector Current:1A; DC Current Gain Max (hfe):200; Power (Ptot):20W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HC05JJ6GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification
HC05PL4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05V7 General Release Specification
HC060WE1DS038B 制造商:TE Connectivity 功能描述:EC7174-000
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*