參數(shù)資料
型號(hào): HM5425801BTT-75B
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank/ 16-Mword 】 4-bit 】 4-bank
中文描述: 32M X 8 DDR DRAM, 0.75 ns, PDSO66
封裝: 0.400 INCH, PLASTIC, TSOP2-66
文件頁(yè)數(shù): 52/65頁(yè)
文件大小: 489K
代理商: HM5425801BTT-75B
HM5425161B, HM5425801B, HM5425401B Series
Data Sheet E0086H20
52
Notes: 1. On all AC measurements, we assume the test conditions shown in the next page. For timing
parameter definitions, see
Timing Waveforms
section.
2. This parameter defines the signal transition delay from the cross point of CLK and
CLK
. The signal
transition is defined to occur when the signal level crossing V
TT
.
3. The timing reference level is V
TT
.
4. Output valid window is defined to be the period between two successive transition of data out or
DQS (read) signals. The signal transition is defined to occur when the signal level crossing V
TT
.
5. t
is defined as Dout transition delay from Low-Z to High-Z at the end of read burst operation. The
timing reference is cross point of CLK and
CLK
. This parameter is not referred to a specific Dout
voltage level, but specify when the device output stops driving.
6. t
is defined as Dout transition delay from High-Z to Low-Z at the beginning of read operation. This
parameter is not referred to a specific Dout voltage level, but specify when the device output begins
driving.
7. Input valid windows is defined to be the period between two successive transition of data input or
DQS (write) signals. The signal transition is defined to occur when the signal level crossing V
REF
.
8. The timing reference level is V
REF
.
9. The transition from Low-Z to High-Z is defined to occur when the device output stops driving. A
specific reference voltage to judge this transition is not given.
10.t
max is determined by the lock range of the DLL. Beyond this lock range, the DLL operation is
not assured.
11.t
= min when these parameters are measured. Otherwise, absolute minimum value of these
values are 10% of t
CK
.
12.V
is assumed to be 2.5 V ± 0.2 V. V
CC
power supply variation per cycle expected to be less than
0.4 V/400 cycle.
相關(guān)PDF資料
PDF描述
HM5425401BTT-75B 256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank/ 16-Mword 】 4-bit 】 4-bank
HM5425161B 256M SSTL_2 interface DDR SDRAM(256M SSTL_2接口 DDR 同步DRAM)
HM5425401B 256M SSTL_2 interface DDR SDRAM(256M SSTL_2接口 DDR 同步DRAM)
HM5425801B 256M SSTL_2 interface DDR SDRAM(256M SSTL_2接口 DDR 同步DRAM)
HM6116LP-2 2048-word X 8bit High Speed CMOS Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HM5444R42HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Current Toroidal Inductors
HM54-44R42HLF 功能描述:HIGH CURRENT TOROIDAL INDUCTORS RoHS:是 類別:電感器,線圈,扼流圈 >> 固定式 系列:HM54 標(biāo)準(zhǔn)包裝:500 系列:1331 電感:1.2µH 電流:247mA 電流 - 飽和:247mA 電流 - 溫升:- 類型:鐵芯體 容差:±10% 屏蔽:屏蔽 DC 電阻(DCR):最大 730 毫歐 Q因子@頻率:40 @ 7.9MHz 頻率 - 自諧振:130MHz 材料 - 芯體:鐵 封裝/外殼:0.312" L x 0.115" W x 0.135" H(7.94mm x 2.92mm x 3.43mm) 安裝類型:表面貼裝 包裝:帶卷 (TR) 工作溫度:-55°C ~ 105°C 頻率 - 測(cè)試:7.9MHz
HM5444R42VLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Current Toroidal Inductors
HM54-44R42VLF 功能描述:HIGH CURRENT TOROIDAL INDUCTORS RoHS:是 類別:電感器,線圈,扼流圈 >> 固定式 系列:HM54 標(biāo)準(zhǔn)包裝:500 系列:1331 電感:1.2µH 電流:247mA 電流 - 飽和:247mA 電流 - 溫升:- 類型:鐵芯體 容差:±10% 屏蔽:屏蔽 DC 電阻(DCR):最大 730 毫歐 Q因子@頻率:40 @ 7.9MHz 頻率 - 自諧振:130MHz 材料 - 芯體:鐵 封裝/外殼:0.312" L x 0.115" W x 0.135" H(7.94mm x 2.92mm x 3.43mm) 安裝類型:表面貼裝 包裝:帶卷 (TR) 工作溫度:-55°C ~ 105°C 頻率 - 測(cè)試:7.9MHz
HM54-45R41HLF 功能描述:HIGH CURRENT TOROIDAL INDUCTORS RoHS:是 類別:電感器,線圈,扼流圈 >> 固定式 系列:HM54 標(biāo)準(zhǔn)包裝:500 系列:1331 電感:1.2µH 電流:247mA 電流 - 飽和:247mA 電流 - 溫升:- 類型:鐵芯體 容差:±10% 屏蔽:屏蔽 DC 電阻(DCR):最大 730 毫歐 Q因子@頻率:40 @ 7.9MHz 頻率 - 自諧振:130MHz 材料 - 芯體:鐵 封裝/外殼:0.312" L x 0.115" W x 0.135" H(7.94mm x 2.92mm x 3.43mm) 安裝類型:表面貼裝 包裝:帶卷 (TR) 工作溫度:-55°C ~ 105°C 頻率 - 測(cè)試:7.9MHz