參數(shù)資料
型號: HPC
文件頁數(shù): 28/30頁
文件大?。?/td> 361K
代理商: HPC
Memory Usage
(Continued)
Register Indirect Instructions with Auto Increment and Decrement
Register B with Skip
(B
a
)
(B
b
)
LDS A,
*
XS A,
*
1
1
1
1
Register X
(X
a
)
(X
b
)
LD A,
*
X A,
*
1
1
1
1
Instruction Using A and C
CLR
INC
DEC
COMP
SWAP
RRC
RLC
SHR
SHL
SC
RC
IFC
IFNC
A
A
A
A
A
A
A
A
A
1
1
1
1
1
1
1
1
1
1
1
1
1
Stack Reference Instructions
Direct
PUSH
POP
2
2
Transfer of Control Instructions
JSRP
JSR
JSRL
JP
JMP
JMPL
JID
JIDW
NOP
RET
RETSK
RETI
1
2
3
1
2
3
1
1
1
1
1
1
Code Efficiency
One of the most important criteria of a single chip microcon-
troller is code efficiency. The more efficient the code, the
less memory support required. More integration is possible if
the die is not consumed with memory or for external memo-
ry designs, production cost is lower with fewer memory ele-
ments.
The HPC core has been designed to be extremely code-effi-
cient. Standard products developed around the core look
very good in all the standard coding benchmarks. Many
large jobs have been programmed using the HPC core, and
the code savings over other popular microcontrollers has
been considerable-often the jobs take less than one-half
the memory.
Reasons for this saving of code include the following:
Single Byte Instructions
The majority of instructions on the HPC core are single byte.
Two instructions are particularly code-efficient:
JP is a 1-byte jump. The jump must be within a range of plus
or minus 32 bytes. This is a valuable instruction, since many
loops and decisions are often within a small range of pro-
gram memory. Most other micros need 2-byte instructions
for any short jumps.
JRSP is a 1-byte subroutine call. The user makes a table of
his 16 most frequently called subroutines and these calls
will only take one byte. Most other micros require two and
even three bytes to call a subroutine. The user does not
have to decide which subroutine addresses to put into his
table; the assembler can give him this information.
Efficient Subroutine Calls
The 2-byte JSR instruction can call any subroutine within
plus or minus 1k of program memory.
Multifunction Instructions for Data
Movement and Program Looping
The HPC core has single-byte instructions that perform mul-
tiple tasks. For example, the XS instruction will do the fol-
lowing:
1. Exchange A and memory location pointed to by the B
register.
2. Increment the B register.
3. Compare the B register versus the K register.
4. Generate a conditional skip if B is greater than K.
The value of this multipurpose instruction becomes evident
when looping through sequential areas of memory and exit-
ing when the loop is finished.
Bit Manipulation Instructions
Any bit of memory, I/O or register can be set, reset or test-
ed by the single byte bit instructions. The bits can be ad-
dressed directly or indirectly. Since all registers and I/O are
mapped into the memory, it is very easy to manipulate spe-
cific bits to do efficient control.
The one exception to the above is with the IRPD register. A
LOAD IMMEDIATE instruction is to be the only instruction
used to clear a bit or bits in this register (see Interrupt Pend-
ing Register section).
28
相關(guān)PDF資料
PDF描述
HPE2411C Peripheral Miscellaneous
HPF240D20
HPF240D30
HPF240D30R
HPF240D30RS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HPC-001 制造商:PREMO 制造商全稱:PREMO CORPORATION S.L 功能描述:High power planar chokes for HV applications
HPC-002 制造商:PREMO 制造商全稱:PREMO CORPORATION S.L 功能描述:High power planar chokes for HV applications
HPC0201A0R7BXZT1 功能描述:硅電容器 10V 0.7pF .1pF Tol RoHS:否 制造商:IPDiA 電容:1 uF 容差:15 % 電壓額定值:5 V 溫度系數(shù):0.5 % 工作溫度范圍:- 55 C to + 150 C 封裝 / 箱體:1206 外殼高度:0.4 mm 系列:HSSC427.xxx 類型:1206 High Stability Silicon Capacitor
HPC0201AKIT01 功能描述:電容套件 SILICON RF CAP KIT 0.4-39pF RoHS:否 制造商:Nichicon 電容范圍:10 uF to 680 uF 公差范圍: 電壓范圍:6.3 V to 25 V 產(chǎn)品:Aluminum Organic Polymer Capacitor Kit
HPC02WE1050 制造商:TE Connectivity 功能描述:Labels Dot Matrix Printable Label Fabric White 50.8x5.1mm