- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67713 > IDT74CV105BPV (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | IDT74CV105BPV |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | SSOP-48 |
| 文件頁數(shù)： | 1/21頁 |
| 文件大?。?/td> | 94K |
| 代理商： | IDT74CV105BPV |
COMMERCIALTEMPERATURERANGE
IDTCV105B
CLOCKGENERATORFORDESKTOPPCPLATFORMS
1
SEPTEMBER 2003
IDTCV105B
PRELIMINARY
COMMERCIAL TEMPERATURE RANGE
CLOCK GENERATOR FOR
DESKTOP PC PLATFORMS
XTAL
Osc Amp
SM Bus
Controller
Watch Dog
Timer
Control
Logic
CPU CLK
Output Buffers
3V66/PCI
Output Buffers
SRC CLK
Output Buffer
48MHz
Output Buffer
X1
X2
SDATA
SCLK
VTT_PWRGD
FS[1:0]
SEL24_48#
IREF
CPU[1:0]
CPU_ITP
REF 1.0
PCI[5:0], PCIF[2:0]
3V66[3:0]
SRC
48MHz[1:0]
PLL3
SSC
PLL4
PLL1
SSC
EasyN
Programming
PLL2
SSC
EasyN
Programming
RESET#
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2003 Integrated Device Technology, Inc.
DSC-6392/7
FEATURES:
4 PLL architecture
Linear frequency programming
Independent frequency programming and SSC control
Band-gap circuit for differential output
High power-noise rejection ratio
66MHz to 533MHz CPU frequency
VCO frequency up to 1.1G
Support index block read/write, single cycle index block read
Programmable REF, 3V66, PCI, 48MHz I/O drive strength
Programmable 3V66 and PCI Skew
Available in SSOP package
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION:
IDTCV105B is a 48 pin clock generation device for desktop PC platforms.
ThischipincorporatesfourPLLstoallowindependentgenerationofCPU,AGP/
PCI, SRC, and 48MHz clocks. The dedicated PLL for Serial ATA clock
provides high accuracy frequency. This device also implements Band-gap
referenced IREF to reduce the impact of VDD variation on differential outputs,
which can provide more robust system performance.
Static PLL frequency divide error can be as low as 36 ppm, providing high
accuracy output clock. Each CPU, AGP/PCI, SRC clock has its own Spread
Spectrumselection.
KEY SPECIFICATION:
CPU/SRC CLK cycle to cycle jitter < 125ps
SATA CLK cycle to cycle jitter < 125ps
PCI CLK cycle to cycle jitter < 250ps
Static PLL frequency divide error as low as 36 ppm
OUTPUTTABLE
CPU (Pair)
3V66
3V66/VCH
PCI
PCIF
REF
48MHz
24 - 48MHz
SRC (Pair)
Reset#
33
1
6
322
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT74FCT388915T100PY-T | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO28 |
| IDT74FCT388915T100PYBG | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO28 |
| IDT74FCT388915T100LG | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), CQCC28 |
| IDT74FCT388915T150LG | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), CQCC28 |
| IDT74FCT388915T150LBG | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), CQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74FBT2240P | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74FBT2244P | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74FC138SO | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74FCT131AP | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74FCT138AD | 制造商:Integrated Device Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。