- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377484 > IDT77301 (INTEGRATED DEVICE TECHNOLOGY INC) UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT77301 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO |
| 中文描述： | 128 X 9 OTHER FIFO, 8 ns, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100 |
| 文件頁數(shù)： | 12/29頁 |
| 文件大?。?/td> | 342K |
| 代理商： | IDT77301 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
IDT77301
UtopiaFIFO
1 to 4 (128 x 9 x 4) Demultiplexer-FIFO Commercial and Industrial Temperature Ranges
12
transferred,
ENS
is asserted, data is placed on the bus and SOCS is set
HIGH for the first 9-bit word transfer.
ENS
will remain LOW and data
transfer will continue until the entire cell is sent (see Figure 4). If during cell
transfer, CLAVS de-asserts, transfer continues. Continuous cell transfer
with no latency is possible. If CLAVS asserts prior to the last 9-bit word
transfer, and a complete cell can be sent,
ENS
remains LOW and the next
cell is sent. SOCS will assert during the first word transfer (see Figure 5).
Three additional control signals provide added device functionality.
The global reset (
RST
) pin clears all register values. The Master Slave
Enable (MSE) and Byte Nibble Enable (BNE) pins are used in the building
block implementation with an input bus of 32 or 64-bits where up to 32
separate UtopiaFIFOs can be utilized. These pins allow the elimnation of
glue logic in the building block mode and ensure synchronization of cells
on the output data bus.
The following sections describe in detail the input side timng and data/
signal connections for various combinations. The first four sections
describe operations for a single UtopiaFIFO implementation: In-Band
Routing-Single and Multicast; Out-Band Routing-Single and Multicast.
The next four sections describe usage in a building block implementation
(up to eight independent devices): In-Band Routing-Single and Multicast;
Out-Band Routing-Single and Multicast. A final section describes opera-
tions for a 36-bit input bus connected to a maximumof 16 UtopiaFIFOs.
<%")))'+")')!
IN-BAND ROUTING
SINGLE FIFO DESTINATION (NO MULTICAST)
Single FIFO destination timng is described by Figure 6. Figure 2a
shows the data/signal connections.
Configuration:
RMS =
“
1
”
indicates in-band routing.
MAS =
“
0
”
indicates singlecast mode.
BSS =
“
X
”
either 9 or 18 bit operation
With no current cell transfer, CLAVR and SOCR are LOW, the
Figure 7. Receive Polling FIFO Full
Figure 8. Receive Polling FIFO Not Full
address/data bus is tri-stated, and
ENR
is HIGH. To select a FIFO
destination,
ENR
is asserted and the desired address is placed on the bus.
With SOCR LOW and no current data transfer, the UtopiaFIFO recognizes
this word as an address and the value is latched in the address line registers
(and not written as data). On the next cycle, the sender may automatically
load the first data word on the address/data bus and assert SOCR. At this
clock cycle, if CLAVR is asserted, then a complete cell can be accepted,
and data is automatically written into the FIFO.
If the selected FIFO cannot accept a complete cell, CLAVR goes LOW
and the data and SOCR signal are ignored (see Figure 7). At clock cycle
C2, the sender recognizes a LOW CLAVR. On clock C3, the sender places
a second (or the same) address on the address/data bus. On clock C4,
the sender again places data on the bus with a HIGH SOCR. At C4, the
sender recognizes a HIGH CLAVR and
“
knows
”
the data and SOCR
signals were loaded. On subsequent cycles, the remaining data is placed
on the bus with an asserted
ENR
. As in figure 6.0, if an interruption takes
place through
ENR
de-assertion, no data is transferred on that clock. Once
WCLK
Address/
data
CLAVR
SOCR
3240 drw 10
A
1
H
1
A
n
H
1
H
2
H
3
H
4
C
1
C
2
C
3
C
4
Note: RMS = High, MAS = Low
(I)
(I)
(O)
(I)
(I)
WCLK
Address/
data
CLAVR
SOCR
3240 drw 11
A
1
A
2
A
3
A
4
A
3
H
1
H
2
C
1
C
2
C
3
C
4
C
5
C
6
C
7
H
3
Note: RMS = High, MAS = Low
(I)
(I)
(O)
(I)
(I)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT77301L12PF | UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO |
| IDT77301L12PFI | UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO |
| IDT77305 | UTOPIAFIFO 4 PORT MULTIPLEXER FIFO |
| IDT77911 | Octal Transceivers And Line/MOS Drivers With 3-State Outputs 20-PDIP -40 to 85 |
| IDT77914 | NICStAR⑩ Reference Design 155Mbps Network Interface Card NIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT77V011L155DA | 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| IDT77V011L155DA8 | 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| IDT77V106L25TF | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT77V106-L25TFI | 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET TRANSCEIVER, 64 Pin, Plastic, QFP |
| IDT77V252L155PG | 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET SEGMENTATION AND REASSEMBLY CIRCUIT, 208 Pin, Plastic, QFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。