- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1924 > IDT82P2828BHG (IDT, Integrated Device Technology Inc)IC LIU T1/J1/E1 28+1CH 640-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT82P2828BHG |
| 廠(chǎng)商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 108/154頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU T1/J1/E1 28+1CH 640-PBGA |
| 標(biāo)準(zhǔn)包裝： | 5 |
| 類(lèi)型： | 線(xiàn)路接口裝置（LIU） |
| 規(guī)程： | E1 |
| 電源電壓： | 3.13 V ~ 3.47 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 640-BGA 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 640-PBGA-EP（31x31） |
| 包裝： | 托盤(pán) |
| 其它名稱(chēng)： | 82P2828BHG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)當(dāng)前第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)
IDT82P2828
28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT
Functional Description
57
February 6, 2009
3.5.8.4 Dual Loopback
Dual Loopback refers to the simultaneous implementation of Remote
Loopback and Digital Loopback. Two kinds of combinations are
supported:
Manual Remote Loopback + Manual Digital Loopback;
Manual Remote Loopback + Automatic Digital Loopback.
Note that when Digital Loopback is active, automatic Remote Loop-
back is unavailable as the pattern detection is within the digital loop.
In Dual Loopback mode, the data stream received from the line side
outputs from the RJA (if enabled), loops to the Waveform Shaper inter-
nally and does not output to the system side. The data stream to be
transmitted from the system side outputs from the TJA (if enabled),
loops to the Decoder (if enabled) internally and does not output to the
line side. LLOS, AIS detection in the receive path monitors the data
stream received from the line side. The BPV/CV, EXZ and pattern detec-
tion in the receive path monitors the digital looped data. The BPV/CV,
EXZ, SLOS, AIS and pattern detection in the transmit path monitors the
data stream input from the system side.
Manual Remote Loopback + Manual Digital Loopback
This combination of Dual Loopback is enabled when both manual
Remote Loopback and manual Digital Loopback are enabled. Manual
Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Manual
Digital Loopback is enabled by the DLP bit (b2, LOOP,...).
In this condition, the priority of the diagnostic facilities in the receive
path is: pattern generation > digital looped data; the priority of the diag-
nostic facilities in the transmit path is: remote looped data > pattern
generation. AIS generation is disabled in both the receive path and the
transmit path.
Refer to Figure-35.
Manual Remote Loopback + Automatic Digital Loopback
This combination of Dual Loopback is enabled when both manual
Remote Loopback and automatic Digital Loopback are enabled. Manual
Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Automatic
Digital Loopback is enabled when the pattern detection is assigned in
the transmit path (i.e., the PD_POS bit (b3, PD,...) is ‘1’) and the
AUTOLP bit (b3, LOOP,...) is ‘1’. The corresponding channel will enter
Digital Loopback when the activate IB code is detected in the transmit
path for more than 5.1 sec.; and will return from Digital Loopback when
the deactivate IB code is detected in the transmit path for more than 5.1
sec. Refer to section Inband Loopback (IB) Detection on page 50 for
details. When automatic Digital Loopback is active, setting the AUTOLP
bit (b3, LOOP,...) back to ‘0’ will also stop automatic Digital Loopback.
The setting of the PD_POS bit (b3, PD,...) should not be changed during
automatic Digital Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates
the automatic Digital Loopback status.
In this condition, the priority of the diagnostic facilities in the receive
path is: pattern generation > digital looped data. AIS generation in both
the receive path and the transmit path, the pattern generation in the
transmit path are disabled.
Refer to Figure-36.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT82P2916BFG | IC LIU T1/E1/J1 16CH SH 484BGA |
| IDT82P5088BBG | IC LIU T1/E1/J1 OCTAL 256PBGA |
| IDT82V2041EPPG | IC LIU T1/J1/E1 1CH 44-TQFP |
| IDT82V2042EPFG | IC LIU T1/J1/E1 2CH SHORT 80TQFP |
| IDT82V2044EPFG | IC LIU T1/E1 QUAD SHORT 128-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82P2916 | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:16-Channel High-Density T1/E1/J1 Line Interface Unit |
| IDT82P2916BFG | 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| IDT82P2916BFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA |
| IDT82P5088 | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter |
| IDT82P5088BBBLANK | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。