- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11568 > IDT82V2108PXG8 (IDT, Integrated Device Technology Inc)IC FRAMER T1/J1/E1 8CH 128-PQFP PDF資料下載
參數(shù)資料
| 型號： | IDT82V2108PXG8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 286/292頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRAMER T1/J1/E1 8CH 128-PQFP |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 控制器類型： | T1/E1/J1 調(diào)幀器 |
| 接口： | 并聯(lián) |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 電流 - 電源： | 160mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-PQFP（14x20） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 82V2108PXG8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁當(dāng)前第286頁第287頁第288頁第289頁第290頁第291頁第292頁
IDT82V2108
T1 / E1 / J1 OCTAL FRAMER
Functional Description
83
March 5, 2009
the current entire HDLC frame is indicated by the EOM (b3, T1/J1-
034H). When it is set, the HDLC data should be transmitted even if it
does not exceed the upper threshold of the FIFO. The FCS, if enabled
by the CRC (b1, T1/J1-034H), will be added before the closing flag auto-
matically. Zero stuffing is automatically performed to the serial output
data when there are five consecutive ones in the HDLC data or in the
FCS. A 7F abort sequence which deactivates the current HDLC packet
can be inserted anytime the ABT (b2, T1/J1-034H) is set. When the ABT
(b2, T1/J1-034H) is set, the current byte in the TD[7:0] (b7~0, T1/J1-
039H) is still transmitted, and then the FIFO is cleared and the 7F abort
sequence is transmitted continuously. The low threshold of the FIFO can
be set in the LINT[6:0] (b6~0, T1/J1-036H), which should always be less
than the value of the UTHR[6:0] (b6~0, T1/J1-035H). The FIFO can be
cleared anytime the FIFOCLR (b6, T1/J1-034H) is set. Flags (7E) will
consecutively be transmitted when there is no HDLC data to be transmit-
ted during the data link activating.
Four interrupt sources can be derived from this block.
1. When the FIFO is empty or the data in the FIFO is less than the
setting in the LINT[6:0] (b6~0, T1/J1-036H), the BLFILL (b5, T1/J1-
038H) will be set for indication. A transition from logic 0 to 1 on the
BLFILL (b5, T1/J1-038H) will cause a logic 1 in the LFILLI (b0, T1/J1-
038H). The interrupt on the INT pin will occur when the LFILLE (b0, T1/
J1-037H) is enabled;
2. When the data in the FIFO reaches its maximum capacity - 128
bytes, the FULL (b6, T1/J1-038H) will be set for indication. A transition
from logic 0 to 1 on the FULL (b6, T1/J1-038H) will cause a logic 1 in the
FULLI (b3, T1/J1-038H). The interrupt on the INT pin will occur when the
FULLE (b3, T1/J1-037H) is enabled;
3. When the FIFO has been filled with 128 bytes already and new
data is still written to it, the FIFO will overflow and the OVRI (b2, T1/J1-
038H) will be set for indication. The interrupt on the INT pin will occur
when the OVRE (b2, T1/J1-037H) is enabled.
4. When the transmission is in process and it is out of data to be
transmitted in the FIFO, the FIFO is underrun and the UDRI (b1, T1/J1-
038H) will be set for indication. The interrupt on the INT pin will occur
when the UDRE (b1, T1/J1-037H) is enabled.
3.17
BIT-ORIENTED
MESSAGE
TRANSMITTER
(TBOM) - T1/J1 ONLY
The Bit Oriented Message (BOM) can only be transmitted in the
ESF format in T1/J1 mode. The standard of the BOM is defined in the
ANSI T1.403-1989. The Bit Oriented Message (BOM) of each framer
operates independently.
The BOM pattern is ‘111111110XXXXXX0’ which occupies the DL of
the F-bit in the ESF format (refer to Table 4). The six ‘X’s represent the
code that can be programmed in the BOC[5:0] (b5~0, T1/J1-05DH).
When the BOC[5:0] (b5~0, T1/J1-05DH) are written with the bits other
than the ‘111111’, they will occupy the six ‘X’s’ positions and the BOM will
be transmitted.
If the BOM transmission is stopped by setting all ones in the
BOC[5:0] (b5~0, T1/J1-05DH), a BOM disabled pattern will be transmit-
ted automatically. In T1 mode, the pattern is ‘FFFF’. In J1 mode, the pat-
tern is ‘FF7E’. The disable pattern should be repeated 16 times before
the HDLC bits (refer to Chapter 3.16 HDLC Transmitter (THDLC)) are
inserted in the DL bit. The transmission of the BOM takes priority over
any other substitutions of the DL bit except for the Yellow alarm signal.
3.18
INBAND LOOPBACK CODE GENERATOR
(IBCG) - T1/J1 ONLY
The Inband Loopback Code Generator can only transmit inband
loopback code in a framed or unframed T1/J1 data stream. The Inband
Loopback Code Generator of each framer operates independently.
The length and the content of the inband loopback code are pro-
grammed in the CL[1:0] (b1~0, T1/J1-046H) and the IBC[7:0] (b7~0, T1/
J1-047H) respectively. The code can only be transmitted when the EN
(b7, T1/J1-046H) is enabled. In framed mode, which is configured by the
UF (b6, T1/J1-046H), the F-bit can be replaced by the Frame Alignment
Pattern, DL and CRC-6 which are set in the Frame Generator block and
the 24 channels are replaced with the inband loopback code. In un-
framed mode, which is configured by the UF (b6, T1/J1-046H), all 193
bits are replaced with the inband loopback code.
It is recommended that the setting of the EN (b7, T1/J1-046H) and
the UF (b6, T1/J1-046H) should be the same.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT82V2108PX8 | IC FRAMER T1/J1/E1 8CH 128-PQFP |
| SST89E54RC-33-C-NJE | IC MCU 8BIT 17KB FLASH 44PLCC |
| SST89E52RC-33-C-NJE | IC MCU 8BIT 9KB FLASH 44PLCC |
| PIC16F1936T-I/MV | IC MCU 8BIT 14KB FLASH 28UQFN |
| VE-27J-IX-S | CONVERTER MOD DC/DC 36V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V2604 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:INVERSE MULTIPLEXING FOR ATM IDT82V2604 |
| IDT82V2604BB | 功能描述:IC INVERSE MUX 4CH ATM 208-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| IDT82V2604BBG | 功能描述:IC INVERSE MUX 4CH ATM 208-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| IDT82V2608 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:INVERSE MULTIPLEXING FOR ATM |
| IDT82V2608BB | 功能描述:IC INVERSE MUX 8CH ATM 208-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。