參數(shù)資料
型號(hào): IDT82V2616BBG
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 19/99頁(yè)
文件大?。?/td> 0K
描述: IC INVERSE MUX 16CH ATM 272-PBGA
標(biāo)準(zhǔn)包裝: 1
應(yīng)用: 無(wú)線
接口: Utopia
電源電壓: 2.97 V ~ 3.63 V
封裝/外殼: 260-BGA
供應(yīng)商設(shè)備封裝: 260-PBGA(19x19)
包裝: 托盤
安裝類型: 表面貼裝
其它名稱: 82V2616BBG
INTERFACE
26
December 4, 2006
IDT82V2616
Inverse Multiplexing for ATM
3.3.5
REGISTER DESCRIPTION
Table-5 Input FIFO Data Length Register (INPUT_FIFO_LENGTH_REG)
(R/W, Address=00H)
Symbol
Position
Default
Description
-
7-5
0
Reserved.
Input_Message_Length[4:0]
4-0
0
These 5 bits contain the message length in the Input FIFO which should be written after the mes-
sage is sent to the Input FIFO. The valid length is from 0 to 16 bytes.
Table-6 Output FIFO Data Length Register (OUTPUT_FIFO_LENGTH_REG)
(R, Address=01H)
Symbol
Position
Default
Description
-
7-5
0
Reserved.
Output_Message_Length[4:0]
4-0
0
These 5 bits contain the length of the message in the Output FIFO. Valid length is from 0 to 16
bytes.
Table-7 Output FIFO Data Register (OUTPUT_FIFO_DATA_REG)
(R, Address=02H)
Symbol
Position
Default
Description
Output_Data[7:0]
7-0
0
These bits contain the data from the message Output FIFO. The complete message can be
retrieved by continuously reading this register.
Table-8 Input FIFO Data Register (INPUT_FIFO_DATA_REG)
(R/W, Address=03H)
Symbol
Position
Default
Description
Input_Data[7:0]
7-0
0
These bits contain data to be sent to the Input FIFO. By continuously writing to this register, a
complete message can be sent. Before the message is sent, the Input_FIFO_empty_state bit in
the EP_interrupt status register should be polled to see whether the Input FIFO is available for
writing. After the message is sent, the message length should be written to the EP_Tx_length reg-
ister.
相關(guān)PDF資料
PDF描述
IDT88K8483BRI IC SPI-4 EXCHANGE 3PORT 672-BGA
IDT88P8341BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT88P8342BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT88P8344BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT89H24NT24G2ZBHLG IC PCI SW 24LANE 24PORT 324BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V3001A 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3001A_08 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3001APV 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3001APVG 功能描述:IC PLL WAN W/SGL REF INP 56SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
IDT82V3001APVG8 功能描述:IC PLL WAN W/SGL REF INP 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT