參數(shù)資料
型號(hào): IDT88P8344BHI
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 1/98頁(yè)
文件大?。?/td> 0K
描述: IC SPI3-SPI4 EXCHANGE 820-PBGA
標(biāo)準(zhǔn)包裝: 24
系列: *
其它名稱(chēng): 88P8344BHI
1
2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-6370/7
APRIL 2006
SPI EXCHANGE 4 x SPI-3 TO SPI-4
Issue 1.0
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc
INDUSTRIAL TEMPERATURE RANGE
IDT88P8344
HIGH LEVEL FUNCTIONAL BLOCK DIAGRAM
6370 drw01
SPI-3 A
64 Logical Ports
SPI-3 B
64 Logical Ports
SPI-3 C
64 Logical Ports
SPI-3 D
64 Logical Ports
JTAG IF
Control Path
Data Path
Uproc IF
Clock Generator
PFP = Packet Fragment Processor
SPI-4
256
Logical
Ports
SPI-4 to SPI-3 PFP
SPI-3 to SPI-4 PFP
SPI-4 to SPI-3 PFP
SPI-3 to SPI-4 PFP
SPI-4 to SPI-3 PFP
SPI-3 to SPI-4 PFP
SPI-4 to SPI-3 PFP
FEATURES
Functionality
- Low speed to high speed SPI exchange device
- Logical port (LP) mapping (SPI-3 <-> SPI-4) tables per direction
- Per LP configurable memory allocation
- Maskable interrupts for fatal errors
- Fragment and burst length configurable per interface: min 16 bytes,
max 256 bytes
Standard Interfaces
- Four OIF SPI-3: 8 or 32 bit, 19.44-133 MHz, 256 address range, 64
concurrently active LPs per interface
- One OIF SPI-4 phase 2: 80 - 400 MHz, 256 address range, 256
concurrently active LPs
- SPI-4 FIFO status channel options:
LVDS full-rate
LVTTL eighth-rate
- Compatible with Network Processor Streaming Interface (NPSI)
NPE-Framer mode of operation
- SPI-4 ingress LVDS automatic bit alignment and lane de-skew over the
entire frequency range
- SPI-4 egress LVDS programmable lane pre-skew 0.1 to 0.3 cycle
- IEEE 1149.1 JTAG
- Serial or parallel microprocessor interface for control and monitoring
Full Suite of Performance Monitoring Counters
- Number of packets
- Number of fragments
- Number of errors
- Number of bytes
Green parts available, see ordering information
APPLICATIONS
Ethernet transport
SONET / SDH packet transport line cards
Broadband aggregation
Multi-service switches
IP services equipment
DESCRIPTION
TheIDT88P8344isaSPI(SystemPacketInterface)ExchangewithfourSPI-
3 interfaces and one SPI-4 interface. The data that enter on the low speed
interface (SPI-3) are mapped to logical identifiers (LIDs) and enqueued for
transmission over the high speed interface (SPI-4). The data that enter on the
high speed interface (SPI-4) are mapped to logical identifiers (LIDs) and
enqueued for transmission over a low speed interface (SPI-3). A data flow
betweenSPI-3andSPI-4interfacesisaccomplishedwithLIDmaps.Thelogical
port addresses and number of entries in the LID maps may be dynamically
configured. Various parameters of a data flow may be configured by the user
such as buffer memory size and watermarks. In a typical application, the
IDT88P8344 enables connection of multiple SPI-3 devices to a SPI-4 network
processor. In other applications SPI-3 or SPI-4 devices may be connected to
multiple SPI-3 network processors or traffic managers.
相關(guān)PDF資料
PDF描述
IDT89H24NT24G2ZBHLG IC PCI SW 24LANE 24PORT 324BGA
IDT89HPES16NT2ZBBCG IC PCI SW 16LANE 2PORT 484-CABGA
IDT89HPES24NT3ZBBXG IC PCI SW 24LANE 3PORT 420-SBGA
IDT89HPES32T8ZHBXG IC PCI SW 32LANE 8PORT 500-SBGA
IDT89HPES8NT2ZBBCG IC PCI SW 8LANE 2PORT 324-CABGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT89H10T4BG2ZBBC 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBC8 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBCG 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT89H10T4BG2ZBBCG8 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBCGI 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA