Figure 14. IDT82V3280 Power Decoupling Scheme<" />
參數(shù)資料
型號(hào): IDT82V3280PFG8
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 113/171頁
文件大小: 0K
描述: IC PLL WAN SE STRATUM 2 100-TQFP
標(biāo)準(zhǔn)包裝: 750
類型: 時(shí)鐘/頻率發(fā)生器,多路復(fù)用器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS,LVDS,PECL
輸出: CMOS,LVDS,PECL
電路數(shù): 1
比率 - 輸入:輸出: 14:9
差分 - 輸入:輸出: 是/是
頻率 - 最大: 622.08MHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-TQFP(14x14)
包裝: 帶卷 (TR)
其它名稱: 82V3280PFG8
IDT82V3280
WAN PLL
Functional Description
46
December 9, 2008
3.17
POWER SUPPLY FILTERING TECHNIQUES
Figure 14. IDT82V3280 Power Decoupling Scheme
To achieve optimum jitter performance, power supply filtering is
required to minimize supply noise modulation of the output clocks. The
common sources of power supply noise are switch power supplies and
the high switching noise from the outputs to the internal PLL. The
82V3280 provides separate VDDA power pins for the internal analog
PLL, VDD_DIFF for the differential output driver circuit and VDDD pins
for the core logic as well as I/O driver circuits.
To minimize switching power supply noise generated by the switch-
ing regulator, the power supply output should be filtering with sufficient
bulk capacity to minimize ripple and 0.1 uF (0402 case size, ceramic)
caps to filter out the switching transients.
For the 82V3280, the decoupling for VDDA, VDD_DIFF, VDD_AMI
and VDDD are handled individually. VDDD, VDD_AMI, VDD_DIFF and
VDDA should be individually connected to the power supply plane
through vias, and bypass capacitors should be used for each pin.
Figure 14 illustrated how bypass capacitor and ferrite bead should be
connected to power pins.
The analog power supply VDDA and VDD_DIFF should have low
impedance. This can be achieved by using one 10 uF (1210 case size,
ceramic) and at least four 0.1 uF (0402 case size, ceramic) capacitors in
parallel. The 0.1 uF (0402 case size, ceramic) capacitors must be
placed right next to the VDDA and VDD_DIFF pins as close as possible.
Note that the 10 uF capacitor must be of 1210 case size, and it must be
ceramic for lowest ESR (Effective Series Resistance) possible. The 0.1
uF should be of case size 0402, this offers the lowest ESL (Effective
Series Inductance) to achieve low impedance towards the high speed
range.
For VDDD and VDD_AMI, at least ten 0.1 uF (0402 case size,
ceramic) and one 10 uF (1210 case size, ceramic) capacitors are rec-
ommended. The 0.1 uF capacitors should be placed as close to the
VDDD pins as possible.
Please refer to evaluation board schematic for details.
IDT82V3280
3.3V
0.1
F
10
F
DGND
AGND
GND_DIFF
1, 5, 20, 92
VDDA
VDDD
0.1
F
10
F
32, 38
29
11, 14, 15, 62, 84, 87
6, 19, 91
VDD_DIFF
33, 39
12, 13, 16, 50, 61, 85, 86
26
0.1
F
0.1
F0.1 F
0.1
F
0.1
F0.1 F0.1 F
0.1
F
0.1
F0.1 F0.1 F
GND_AMI
VDD_AMI
SLF7028T-100M1R1
3.3V
相關(guān)PDF資料
PDF描述
MS3127E20-41P CONN RCPT 41POS BOX MNT W/PINS
IDT82V3280DQG8 IC PLL WAN SE STRATUM 2 100-TQFP
VE-B2X-MW-F1 CONVERTER MOD DC/DC 5.2V 100W
VE-B2R-MW-F4 CONVERTER MOD DC/DC 7.5V 100W
VE-B2P-MW-F2 CONVERTER MOD DC/DC 13.8V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V3280PFGBLANK 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3285 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3285AEQG 功能描述:IC PLL WAN SE STRATUM 100TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDT82V3285AEQG8 制造商:Integrated Device Technology Inc 功能描述:IC PLL WAN SE STRATUM 100TQFP
IDT82V3285DQG 功能描述:IC PLL WAN STRATUM 100-TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT