- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT88P8341BHI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT88P8341BHI |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 32/96頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
| 其它名稱： | 88P8341BHI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
38
IDT88P8341 SPI EXCHANGE SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
6. CLOCK GENERATOR
The device generates clocks from the SPI-4 ingress clock (I_DCLK) or from
the REF_CLK input pin. The clock so selected is used for core functions of the
device, and must be present during reset and thereafter. The selection and
frequency divisors are defined by CK_SEL[3:0] pins as defined in the following
Table 14, CK_SEL[3:0] input pin encoding.
The clock generator provides four clock outputs on the OCLK[3:0] pins,
MCLK for internal use, and SPI-4 data and FIFO status channel egress clocks.
TheOCLK[3:0]clockfrequenciescanbeselectedindependentlyofeachother.
OCLK[3:0] outputs always have a relative output skew of one pll_oclk (refer to
Figure 29 Clock generator) to prevent simultaneous switching when used as
SPI-3 clock sources. Use of the OCLK[3:0] outputs is encouraged for the SPI-
3 clock inputs to reduce system jitter. The frequency is divided according to the
value selected in the clock generator control register shown below. The
OCLK[3:0] pins are separately enabled by setting each associated enable flag
inTable121,Clockgeneratorcontrolregister(Register_offset0x10).Whenan
OCLK[3:0] output is not enabled, it is in a logic low state. MCLK is the internal
processing clock, and is always enabled. Divide options should be selected to
keeptheinternalPLLoutputpll_oclkwithinitsoperatingfrequencyrangeof400
to 800 MHZ. Refer to Table 122, OCLK and MCLK frequency select encoding
for selecting the frequencies of MCLK and OCLKs. Note that divider values
should be chosen so that OCLK[3:0] and MCLK are within their specified
operating range provided in Table 136, OCLK[3:0] clock outputs and MCLK
internal clock .
Duringeitherahardwareorasoftwarereset,theOCLK[3:0]pinsarealllogic
low.Immediatelyfollowingreset,allOCLK[3:0]outputsareactivewiththeoutput
frequencydefinedbypll_oclkdividedbytheinitialvalueintheTable121,Clock
generator control register (Register_offset 0x10).
X 32 PLL
(400-800 MHz)
MUX
I_DCLK
4/8/16
E_DCLK
REF_CLK
2/4/6/8
4
OC
LK
0
OC
LK
1
OC
LK
2
OC
LK
3
MCL
K
pll_oclk
CK_SEL[1:0]
CK_SEL[3:2]
pll_rclk
I_SCLK_T
I_SCLK_L
(80-400 MHz)
(12.5-25 MHz)
(40-133 MHz)
N_
O
C
L
K
0
4
/6/
8/
1
0
N_
O
C
L
K
1
4/
6/
8
/10
N_
O
C
L
K
2
4/
6/
8
/10
N_
O
C
L
K
3
4/
6/
8
/10
N_
MCL
K
4/
6/
8
/10
6372 drw27
(12.5-25 MHz)
CK_SEL[1:0]
Function
00
pll_rclk = REF_CLK
01
pll_rclk = I_DCLK/16
10
pll_rclk = I_DCLK /8
11
pll_rclk = I_DCLK /4
CK_SEL[3:2]
Function
00
E_DCLK = pll_oclk/2
01
E_DCLK = pll_oclk/4
10
E_DCLK = pll_oclk/6
11
E_DCLK = pll_oclk/8
TABLE 14 – CK_SEL[3:0] INPUT PIN ENCODING
Figure 29. Clock generator
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT88P8342BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT88P8344BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT89H24NT24G2ZBHLG | IC PCI SW 24LANE 24PORT 324BGA |
| IDT89HPES16NT2ZBBCG | IC PCI SW 16LANE 2PORT 484-CABGA |
| IDT89HPES24NT3ZBBXG | IC PCI SW 24LANE 3PORT 420-SBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT88P8342BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8342BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8344 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
| IDT88P8344BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。