- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT88P8341BHI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF資料下載
參數(shù)資料
| 型號： | IDT88P8341BHI |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 45/96頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
| 其它名稱： | 88P8341BHI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
5
IDT88P8341 SPI EXCHANGE SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
List of Tables
Table 1 – I/O types .......................................................................................................................................................................................................... 9
Table 2 – SPI-3 ingress interface pin definition .................................................................................................................................................................. 9
Table 3 – SPI-3 egress interface pin definition ................................................................................................................................................................ 10
Table 4 – SPI-3 status interface pin definition .................................................................................................................................................................. 10
Table 5 – SPI-4 ingress interface definition ..................................................................................................................................................................... 11
Table 6 – SPI-4 egress interface definition ...................................................................................................................................................................... 11
Table 7 – Parallel microprocessor interface .................................................................................................................................................................... 12
Table 8 – Serial microprocessor interface (serial peripheral interface mode) ................................................................................................................... 12
Table 9 – Miscellaneous ................................................................................................................................................................................................ 12
Table 10 – Both attached devices start from reset status .................................................................................................................................................. 20
Table 11 – Ingress out of synch, egress in synch ........................................................................................................................................................... 20
Table 12 – Ingress in synch, egress out of synch ........................................................................................................................................................... 20
Table 13 - DIRECTION code assignment ...................................................................................................................................................................... 26
Table 14 – CK_SEL[3:0] input pin encoding ................................................................................................................................................................... 38
Table 15 - Zero margin SPI-3 timing budget ................................................................................................................................................................... 42
Table 16 - Margin check for SPI-3 timing ........................................................................................................................................................................ 42
Table 17 - Bit order within an 8-Bit data register ............................................................................................................................................................. 45
Table 18 - Bit order within a 32-Bit data register ............................................................................................................................................................. 45
Table 19 - Bit order within an 8-Bit data register ............................................................................................................................................................. 45
Table 20 - Bit order within a 16-Bit address register ....................................................................................................................................................... 46
Table 21 - Bit order within an 8-Bit control register .......................................................................................................................................................... 46
Table 22 - Module base address (Module_base) ........................................................................................................................................................... 46
Table 23 - Indirect access block bases for Module A ....................................................................................................................................................... 46
Table 24 - Indirect access block bases for common module ............................................................................................................................................ 47
Table 25 - Indirect access data registers (direct accessed space) at 0x30 to 0x33 .......................................................................................................... 47
Table 26 - Indirect access address register (direct accessed space) at 0x34 to 0x35 ...................................................................................................... 47
Table 27 - Indirect access control register (direct accessed space) at 0x3F ..................................................................................................................... 47
Table 28 - Error coding table ......................................................................................................................................................................................... 48
Table 29 - Direct mapped Module A registers ................................................................................................................................................................ 49
Table 30 - Direct mapped other registers ....................................................................................................................................................................... 49
Table 31 - SPI-3 data capture control register (register 0x00 ) ....................................................................................................................................... 49
Table 32 - SPI-3 data Capture register (register 0x01) ................................................................................................................................................... 49
Table 33 - SPI-4 data insert control register (register 0x02) ............................................................................................................................................ 50
Table 34 - SPI-4 data insert register (register 0x03) ....................................................................................................................................................... 50
Table 35 - SPI-4 data capture control registers (register 0x04) ....................................................................................................................................... 50
Table 36 - SPI-3 data insert control register (register 0x05) ............................................................................................................................................ 50
Table 37 - SPI-4 data capture register (register 0x06) .................................................................................................................................................... 50
Table 38 - SPI-3 data insert register (register 0x07) ....................................................................................................................................................... 50
Table 39 - Software reset register (0x20 in the direct accessed space) ........................................................................................................................... 51
Table 40 - SPI-4 status register (0x22 in the direct accessed space) ............................................................................................................................... 51
Table 41 - SPI-4 enable register (0x23 in the direct accessed space) ............................................................................................................................. 51
Table 42 - Module status register (0x24 in the direct accessed space) ............................................................................................................................ 52
Table 43 - Module enable register (0x28 in the direct accessed space) .......................................................................................................................... 52
Table 44 - Primary interrupt status register (0x2C in the direct accessed space) ............................................................................................................. 53
Table 45 - Secondary interrupt status register (0x2D in the direct accessed space) ........................................................................................................ 53
Table 46 - Primary interrupt enable register (0x2E in the direct accessed space) ............................................................................................................ 53
Table 47 - Secondary interrupt enable register (0x2F in the direct accessed space) ....................................................................................................... 53
Table 48 - Module A indirect register .............................................................................................................................................................................. 54
Table 49 - SPI-3 ingress LP to LID map ......................................................................................................................................................................... 55
Table 50 - SPI-3 general configuration register (register_offset=0x00) ............................................................................................................................ 55
Table 51 - SPI-3 ingress configuration register (register_offset=0x01) ............................................................................................................................. 56
Table 52 - SPI-3 ingress fill level register (register_offset=0x02) ..................................................................................................................................... 56
Table 53 - SPI-3 ingress max fill level register (register_offset=0x03) .............................................................................................................................. 56
Table 54 - SPI-3 egress LID to LP map ......................................................................................................................................................................... 56
Table 55 - SPI-3 egress configuration register (register_offset=0x00) ............................................................................................................................. 57
Table 56 - SPI-4 ingress to SPI-3 egress flow control register (register_offset=0x01) ...................................................................................................... 57
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT88P8342BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT88P8344BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT89H24NT24G2ZBHLG | IC PCI SW 24LANE 24PORT 324BGA |
| IDT89HPES16NT2ZBBCG | IC PCI SW 16LANE 2PORT 484-CABGA |
| IDT89HPES24NT3ZBBXG | IC PCI SW 24LANE 3PORT 420-SBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT88P8342BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8342BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8344 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
| IDT88P8344BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。