- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT88P8344BHI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF資料下載
參數(shù)資料
| 型號： | IDT88P8344BHI |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 55/98頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
| 其它名稱： | 88P8344BHI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
59
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
TABLE 56 - SPI-4 INGRESS TO SPI-3 EGRESS FLOW
CONTROLREGISTER(REGISTER_OFFSET=0x01)
Field
Bits
Length
Initial Value
CREDIT_EN
0
1
0b0
BURST_EN
1
0b0
LOOP_BACK
2
1
0b0
Reserved
31:3
29
0x00
TABLE 57 - SPI-3 EGRESS TEST REGISTER
(REGISTER_OFFSET=0x02)
Field
Bits
Length
Initial Value
ADD_PAR_ERR
0
1
0b0
DAT_PAR_ERR
1
0b0
Reserved
7:2
6
0x00
PORT_ADDRESS
15:8
8
0x0F
ENABLE
This bit is used to enable or disable the connection of a LID to
an LP.
0=LP disabled
1=LP enabled
BIT_REVERSAL This bit is used to reverse the bit ordering of each byte
of the SPI-3 interface on a per-LP basis.
0=Disable bit reversal for an LP
1=Enable bit reversal for an LP
9.3.4 Block base 0x0700 registers
SPI-3 egress configuration register (Block_base
0x0700 + Register_offset 0x00)
There is one SPI-3 egress configuration register per SPI-3 interface. The
SPI-3 egress configuration registers have read and write access. A SPI-3
egress configuration registers is used to control the poll sequence length of a
SPI-3 egress interface when the SPI-3 interface is in Link mode. The SPI-3
egress configuration register is used to add two cycles to STX or EOP as
required to interface to the attached device.
POLL_LENGTH Poll sequence length when in Link mode. The poll
sequenceisfromtheLPassociatedwithLID0totheLPassociatedwiththeLID
for POLL_LENGTH - 1.
STX_SPACING This bit is used to enable or disable the adding of two
dummySTXcyclestoaSPI-3egressinterfacetomeettheneedsofanattached
device.
0= No dummy STX cycles are added to a SPI-3 egress.
1= Two dummy STX cycles are added to a SPI-3 egress
EOP_SPACING This bit is used to enable or disable the adding of two
dummyEOPcyclestoaSPI-3egressinterfacetomeettheneedsofanattached
device.
0= No dummy EOP cycles are added to a SPI-3 egress.
1= Two dummy EOP cycles are added to a SPI-3 egress
SPI-4 ingress to SPI-3 egress flow control register
(Block_base 0x0700 + Register_offset 0x01)
The SPI-4 ingress to SPI-3 egress flow control register has read and write
access. The bit fields of the SPI-4 ingress to SPI-3 egress flow control register
are described.
CREDIT_EN
CREDIT_EN Theflowcontrolinformationreceivedfrom
theattachedSPI-3deviceisinterpretedasstatusorcreditinformationasselected
bytheCREDIT_ENbitintheSPI-4ingresstoSPI-3egressflowcontrolRegister.
If the status mode is used, data will be egressed until the status is changed by
the attached SPI-3 device. If the credit mode is used, the SPI-3 egress will
transmitonlyonepacketfragmentandthenwaitforanupdateintheinternalbuffer
segment pool status before sending another packet fragment.
0=Statusmode
1=Credit mode
BURST_EN
MultipleBurstEnableallowsmorethanonebursttobesent
to an LP. When this feature is not enabled, only one burst per LP is allowed into
the SPI-3 egress buffers.
0=Disable burst enable
1=Enable burst enable
LOOP_BACK
In this mode the contents of a SPI-3 ingress are directly
transferred to a SPI-3 egress buffers of the same port. This mode is useful for
off-linediagnostics.
0=Disable loopback
1=Enable loopback
SPI-3 egress test register (Block_base 0x0700 +
Register_offset 0x02)
TABLE 55 - SPI-3 EGRESS CONFIGURATION
REGISTER(REGISTER_OFFSET=0x00)
Field
Bits
Length
Initial Value
POLL_LENGTH
5:0
6
0x0F
Reserved
7:6
2
0b00
STX_SPACING
8
1
0b0
EOP_SPACING
9
1
0b0
Reserved
31:10
22
0x00
The SPI-3 egress test register has read and write access. A single address
parity error is introduced on a SPI-3 egress LP through the ADD_PAR_ERR
bit field. A single data parity error is introduced on a SPI-3 egress LP through
the DAT_PAR_ERR bit field. The LP affected by these two parity error bit fields
isenumeratedinthePORT_ADDRESSfield.ThebitfieldsofSPI-3egresstest
register are described. The bit fields are automatically cleared following the
generation of the associated error.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT89H24NT24G2ZBHLG | IC PCI SW 24LANE 24PORT 324BGA |
| IDT89HPES16NT2ZBBCG | IC PCI SW 16LANE 2PORT 484-CABGA |
| IDT89HPES24NT3ZBBXG | IC PCI SW 24LANE 3PORT 420-SBGA |
| IDT89HPES32T8ZHBXG | IC PCI SW 32LANE 8PORT 500-SBGA |
| IDT89HPES8NT2ZBBCG | IC PCI SW 8LANE 2PORT 324-CABGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT89H10T4BG2ZBBC | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBC8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCG | 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89H10T4BG2ZBBCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCGI | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。