- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45377 > IR80C52CXXX-12:RD (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 PDF資料下載
參數(shù)資料
| 型號： | IR80C52CXXX-12:RD |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| 文件頁數(shù)： | 38/101頁 |
| 文件大小： | 3398K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
64
8168C-MCU Wireless-02/10
AT86RF212
Bit
3
2
1
0
Name
MAX_CSMA_RETRIES[2:0]
SLOTTED_OPERATION
Read/Write
R/W
Reset Value
1
0
Bit 7:4 – MAX_FRAME_RETRIES
The setting of MAX_FRAME_RETRIES specifies the number of attempts in TX_ARET
mode to automatically retransmit a frame when it was not acknowledged by the
recipient.
Bit 3:1 – MAX_CSMA_RETRIES
MAX_CSMA_RETRIES specifies the number of retries in TX_ARET mode to repeat the
CSMA-CA
procedure
before
the transaction gets
cancelled.
According
to
IEEE 802.15.4, the valid range of MAX_CSMA_RETRIES is [0, 1, … , 5].
A value of MAX_CSMA_RETRIES = 7 initiates an immediate frame transmission
without performing CSMA-CA. No retry is performed. This may especially be required
for slotted acknowledgement operation. MAX_CSMA_RETRIES = 6 is reserved.
Bit 0 – SLOTTED_OPERATION
If set, register bit SLOTTED_OPERATION enables RX_AACK acknowledgment
generation in slotted operation mode, refer to section 5.2.3.5.
Using RX_AACK mode in networks operating in beacon or slotted mode (refer to
IEEE 802.15.4-2006, section 5.5.1), register bit SLOTTED_OPERATION indicates that
acknowledgement frames are to be sent on backoff slot boundaries (slotted
acknowledgement).
If this register bit is set, the acknowledgement frame transmission is initiated by the
microcontroller using the rising edge of pin 11 (SLP_TR).
Register 0x2D (CSMA_SEED_0):
The CSMA_SEED_0 register is a control register for TX_ARET and contains a part of
the CSMA seed for the CSMA-CA algorithm.
Table 5-26. Register 0x2D (CSMA_SEED_0)
Bit
7
6
5
4
3
2
1
0
Name
CSMA_SEED[7:0]
Read/Write
R/W
Reset Value
1
0
1
0
1
0
Bit 7:0 – CSMA_SEED
This register contains the lower 8 bit of the CSMA_SEED, i.e. bits [7:0]. The higher 3 bit
are part of register bits CSMA_SEED_1 (register 0x2E, CSMA_SEED_1).
CSMA_SEED is the seed for the random number generation that determines the length
of the backoff period in the CSMA-CA algorithm.
It is recommended to initialize registers CSMA_SEED with random values. This can be
done using register bits RND_VALUE (register 0x06, PHY_RSSI), refer to section 9.2.
The content of register CSMA_SEED_0/1 initializes the TX_ARET random backoff
generator after wakeup from SLEEP state. It is recommended to reinitialize both
registers before every SLEEP state with a random value.
相關PDF資料 |
PDF描述 |
|---|---|
| IS83C154TXXX-25D | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44 |
| IF180C52EXXX-L16:R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MQ80C52CXXX-20/883R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44 |
| MJ80C31U-36:D | MICROCONTROLLER |
| R80C52XXX-12SHXXX | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IR80C86-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR80C88 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR80C88-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR-820 | 制造商:BOWEI 制造商全稱:BOWEI 功能描述:Image Rejection Mixers |
| IR8200 | 制造商:IRF 制造商全稱:International Rectifier 功能描述:3A, 55V DMOS H-BRIDGE |
發(fā)布緊急采購，3分鐘左右您將得到回復。