- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45377 > IR80C52CXXX-12:RD (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 PDF資料下載
參數(shù)資料
| 型號： | IR80C52CXXX-12:RD |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| 文件頁數(shù)： | 64/101頁 |
| 文件大?。?/td> | 3398K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
88
8168C-MCU Wireless-02/10
AT86RF212
Note that IEEE 802.15.4–2006 CCA mode 3 defines the logical combination of CCA
mode 1 and 2 with the logical operators AND or OR. This can be selected with:
o
CCA_MODE = 0
for logical operation OR, and
o
CCA_MODE = 3
for logical operation AND.
Bit 4:0 – CHANNEL
Refer to section 7.8.6.
Register 0x09 (CCA_THRES):
This register sets the ED threshold level for CCA.
Table 6-35. Register 0x09 (CCA_THRES)
Bit
7
6
5
4
Name
Reserved
Read/Write
R/W
Reset Value
0
1
Bit
3
2
1
0
Name
CCA_ED_THRES
Read/Write
R/W
Reset Value
0
1
Bit 7:4 – Reserved
Bit 3:0 – CCA_ED_THRES
For CCA_MODE = 1, a busy channel is indicated if the measured received power is
above (RSSI_BASE_VAL + 2.07
CCA_ED_THRES) [dBm]. CCA modes 0 and 3 are
logically related to this result.
6.7 Listen Before Talk (LBT)
6.7.1 Overview
Equipment using the AT86RF212 shall conform to the established regulations. With
respect to the regulations in Europe, CSMA-CA based transmission according to IEEE
802.15.4 is not appropriate. In principle, transmission is subject to low duty cycles (0.1
to 1 %). However, according to [5], equipment employing listen before talk (LBT) and
adaptive frequency agility (AFA) does not have to comply with duty cycle conditions.
Hence, LBT can be attractive in order to reduce network latency.
Minimum Listening Time
A device with LBT needs to comply with a minimum listening time, refer to section
9.1.1.2 of [5]. Prior transmission, the device must listen for a receive signal at or above
the LBT threshold level to determine whether the intended channel is available for use,
unless transmission is pursuing acknowledgement.
A device using LBT needs to listen for a fixed period of 5 ms. If the channel is free after
this period, transmission may immediately commence (i.e. no CSMA is required).
Otherwise, a new listening period of a randomly selected time span between 5 and 10
ms is required. The time resolution shall be approximately 0.5 ms. The last step needs
to be repeated until a free channel is available.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS83C154TXXX-25D | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44 |
| IF180C52EXXX-L16:R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MQ80C52CXXX-20/883R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44 |
| MJ80C31U-36:D | MICROCONTROLLER |
| R80C52XXX-12SHXXX | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IR80C86-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR80C88 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR80C88-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR-820 | 制造商:BOWEI 制造商全稱:BOWEI 功能描述:Image Rejection Mixers |
| IR8200 | 制造商:IRF 制造商全稱:International Rectifier 功能描述:3A, 55V DMOS H-BRIDGE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。