參數(shù)資料
型號(hào)： ISP1760
廠商： NXP Semiconductors N.V.
英文描述： Hi-Speed Universal Serial Bus host controller for embedded applications
中文描述： 高速嵌入式應(yīng)用的通用串行總線主控制器
文件頁(yè)數(shù)： 101/105頁(yè)
文件大小： 449K
代理商： ISP1760
Philips Semiconductors
ISP1760
Embedded Hi-Speed USB host controller
9397 750 13257
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 01 — 8 November 2004
101 of 105
continued >>
25. Tables
Table 1:
Table 2:
Table 3:
Table 4:
Ordering information . . . . . . . . . . . . . . . . . . . . .3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .5
Memory address . . . . . . . . . . . . . . . . . . . . . . .15
Using the IRQ Mask AND or IRQ Mask OR
registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
Register overview . . . . . . . . . . . . . . . . . . . . . .27
CAPLENGTH register: bit description . . . . . . .28
HCIVERSION register: bit description . . . . . . .28
HCSPARAMS register: bit allocation . . . . . . . .28
HCSPARAMS register: bit description . . . . . . .29
Table 10: HCCPARAMS register: bit allocation . . . . . . . .29
Table 11: HCCPARAMS register: bit description . . . . . . .30
Table 12: USBCMD register: bit allocation . . . . . . . . . . .31
Table 13: USBCMD register: bit description . . . . . . . . . .31
Table 14: USBSTS register: bit allocation . . . . . . . . . . . .32
Table 15: USBSTS register: bit description . . . . . . . . . . .32
Table 16: USBINTR register: bit allocation . . . . . . . . . . .32
Table 17: USBINTR register: bit description . . . . . . . . . .33
Table 18: FRINDEX register: bit allocation . . . . . . . . . . .33
Table 19: FRINDEX register: bit description . . . . . . . . . .34
Table 20: CONFIGFLAG register: bit allocation . . . . . . .34
Table 21: CONFIGFLAG register: bit description . . . . . .35
Table 22: PORTSC1 register: bit allocation . . . . . . . . . . .35
Table 23: PORTSC1 register: bit description . . . . . . . . . .36
Table 24: ISO PTD Done Map register: bit description . .37
Table 25: ISO PTD Skip Map register: bit description . . .37
Table 26: ISO PTD Last PTD register: bit description . . .37
Table 27: INT PTD Done Map register: bit description . .37
Table 28: INT PTD Skip Map register: bit description . . .38
Table 29: INT PTD Last PTD register: bit description . . .38
Table 30: ATL PTD Done Map register: bit description . .38
Table 31: ATL PTD Skip Map register: bit description . . .39
Table 32: ATL PTD Last PTD register: bit description . . .39
Table 33: HW Mode Control register: bit allocation . . . . .39
Table 34: HW Mode Control register: bit description . . . .40
Table 35: Chip ID register: bit description . . . . . . . . . . . .41
Table 36: Scratch register: bit description . . . . . . . . . . . .41
Table 37: SW Reset register: bit allocation . . . . . . . . . . .41
Table 38: SW Reset register: bit description . . . . . . . . . .42
Table 39: DMA Configuration register: bit allocation . . . .42
Table 40: DMA Configuration register: bit description . . .43
Table 41: Buffer Status register: bit allocation . . . . . . . . .43
Table 42: Buffer Status register: bit description . . . . . . . .44
Table 43: ATL Done Timeout register: bit description . . .44
Table 44: Memory register: bit allocation . . . . . . . . . . . . .44
Table 45: Memory register: bit description . . . . . . . . . . .45
Table 46: Edge Interrupt Count register: bit allocation . .45
Table 47: Edge Interrupt Count register: bit description .46
Table 5:
Table 6:
Table 7:
Table 8:
Table 9:
Table 48: DMA Start Address register: bit allocation . . .46
Table 49: DMA Start Address register: bit description . .46
Table 50: Power Down Control register: bit allocation . .47
Table 51: Power Down Control register: bit description .47
Table 52: Port 1 Control register: bit allocation . . . . . . . .49
Table 53: Port 1 Control register: bit description . . . . . . .49
Table 54: Interrupt register: bit allocation . . . . . . . . . . . .50
Table 55: Interrupt register: bit description . . . . . . . . . . .50
Table 56: Interrupt Enable register: bit allocation . . . . . .51
Table 57: Interrupt Enable register: bit description . . . . .52
Table 58: ISO IRQ Mask OR register: bit description . . .53
Table 59: INT IRQ Mask OR register: bit description . . .53
Table 60: ATL IRQ Mask OR register: bit description . . .54
Table 61: ISO IRQ Mask AND register: bit description . .54
Table 62: INT IRQ Mask AND register: bit description . .54
Table 63: ATL IRQ Mask AND register: bit description . .55
Table 64: High-speed bulk IN and OUT, QHA: bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58
Table 65: High-speed bulk IN and OUT, QHA: bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .59
Table 66: High-speed isochronous IN and OUT, iTD: bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .62
Table 67: High-speed isochronous IN and OUT, iTD: bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .63
Table 68: High-speed interrupt IN and OUT, QHP: bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .66
Table 69: High-speed interrupt IN and OUT, QHP: bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .67
Table 70: Start and complete split for bulk, QHASS/SC: bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .70
Table 71: Start and complete split for bulk, QHASS/SC: bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .71
Table 72: Start and complete split for isochronous, SiTD: bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .74
Table 73: Start and complete split for isochronous, SiTD: bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .75
Table 74: Start and complete split for interrupt: bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .78
Table 75: Start and complete split for interrupt: bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .79
Table 76: Power consumption . . . . . . . . . . . . . . . . . . . . .82
Table 77: Absolute maximum ratings . . . . . . . . . . . . . . .83
Table 78: Recommended operating conditions . . . . . . . .83
Table 79: Static characteristics: digital pins . . . . . . . . . .84
Table 80: Static characteristics: digital pins . . . . . . . . . .84
Table 81: Static characteristics: PSW1_N, PSW2_N,
PSW3_N . . . . . . . . . . . . . . . . . . . . . . . . . . . . .84
Table 82: Static characteristics: USB interface block (pins
相關(guān)PDF資料
PDF描述
ISP1761 Hi-Speed Universal Serial Bus On-The-Go controller
ISP1761BE Hi-Speed Universal Serial Bus On-The-Go controller
ISP1761ET Hi-Speed Universal Serial Bus On-The-Go controller
ISP2100A Telecommunication IC
ISP2100BN4 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1760BE 制造商:NXP Semiconductors 功能描述:CONTROLLER USB HOST SMD LQFP128 制造商:ST-Ericsson 功能描述:IC CONTROLLER USB HOST 128LQFP
ISP1760BE,518 功能描述:輸入/輸出控制器接口集成電路 USB HOST CONTROLLER RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
ISP1760BE,551 功能描述:輸入/輸出控制器接口集成電路 USB HS HOST CONTRLLR RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
ISP1760BE,557 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1760BE518 制造商:ST-Ericsson 功能描述:IC CONTROLLER USB HOST 128LQFP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*