- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360999 > ISP1760 (NXP Semiconductors N.V.) Hi-Speed Universal Serial Bus host controller for embedded applications PDF資料下載
參數(shù)資料
| 型號(hào)： | ISP1760 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Hi-Speed Universal Serial Bus host controller for embedded applications |
| 中文描述： | 高速嵌入式應(yīng)用的通用串行總線主控制器 |
| 文件頁(yè)數(shù)： | 55/105頁(yè) |
| 文件大小： | 449K |
| 代理商： | ISP1760 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)
9397 750 13257
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 01 — 8 November 2004
55 of 105
Philips Semiconductors
ISP1760
Embedded Hi-Speed USB host controller
9.
Philips Transfer Descriptor
The standard EHCI data structures as described in Enhanced Host Controller Interface
Specification for Universal Serial Bus Rev. 1.0 are optimized for the bus master operation
that is managed by the hardware state machine.
The PTD structures of the ISP1760 are translations of the EHCI data structures that are
optimized for the ISP1760, while keeping the architecture of the EHCI data structures the
same. This is because the ISP1760 is a slave Host Controller and has no bus master
capability.
EHCI manages schedules in two lists: periodic and asynchronous. The data structures
are designed to provide the maximum flexibility required by USB, minimize memory traffic,
and hardware and software complexity. The ISP1760 controller executes transactions for
devices by using a simple shared-memory schedule. This schedule consists of data
structures organized into three lists.
qISO —
Isochronous transfer
qINTL —
Interrupt transfer
qATL —
Asynchronous transfer; for the control and bulk transfers.
The system software maintains two lists for the Host Controller: periodic and
asynchronous. The root of the periodic schedule—the PERIODICLISTBASE register—is
the physical memory base address of the periodic frame list. The periodic frame list is an
array memory pointer. The objects referenced from the frame list must be valid schedule
data structures. The asynchronous list base is also a common list of queue heads
(endpoints) that are served in a schedule. These endpoint data structures are further
linked to the EHCI transfer descriptor that is the valid schedule (queue PTD).
The Periodic Schedule Enable (ISO_BUF_FULL and INT_BUF_FULL) or Asynchronous
Schedule Enable (ATL_BUF_FULL) bits can enable traversal to these lists. Enabling a list
indicates the presence of valid schedule in the list. The system software starts at these
points, schedules the first transfer inside the shared memory of the ISP1760, and sets up
the ATL, INTL or ITL bit corresponding to the type of transfer scheduled in the shared
memory.
The ISP1760 has a maximum of 32 ISO, 32 INTL and 32 ATL PTDs. These PTDs are
used as channels to transfer data from the shared memory to the USB bus. These
channels are allocated and deallocated on receiving the transfer from the core USB driver.
Table 63:
Bit
31 to 0 ATL_IRQ_
MASK_
AND[31:0]
ATL IRQ Mask AND register: bit description
Symbol
Access
Value
R/W
0000 0000h
ATL IRQ Mask AND
: Represents a direct map for
ATL PTDs 31 to 0.
0 —
No OR condition defined between ATL PTDs
1 —
The bits corresponding to certain PTDs are set
to logic 1 to define a certain AND condition between
the 32 ATL PTDs.
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1761 | Hi-Speed Universal Serial Bus On-The-Go controller |
| ISP1761BE | Hi-Speed Universal Serial Bus On-The-Go controller |
| ISP1761ET | Hi-Speed Universal Serial Bus On-The-Go controller |
| ISP2100A | Telecommunication IC |
| ISP2100BN4 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1760BE | 制造商:NXP Semiconductors 功能描述:CONTROLLER USB HOST SMD LQFP128 制造商:ST-Ericsson 功能描述:IC CONTROLLER USB HOST 128LQFP |
| ISP1760BE,518 | 功能描述:輸入/輸出控制器接口集成電路 USB HOST CONTROLLER RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| ISP1760BE,551 | 功能描述:輸入/輸出控制器接口集成電路 USB HS HOST CONTRLLR RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| ISP1760BE,557 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1760BE518 | 制造商:ST-Ericsson 功能描述:IC CONTROLLER USB HOST 128LQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。