- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9101 > ISPPAC-CLK5304S-01TN48C (Lattice Semiconductor Corporation)IC CLOCK PROGRAM BUFFER 48TQFP PDF資料下載
參數(shù)資料
| 型號： | ISPPAC-CLK5304S-01TN48C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 1/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK PROGRAM BUFFER 48TQFP |
| 標準包裝： | 250 |
| 系列： | ispClock™ |
| 類型： | 時鐘發(fā)生器，扇出配送，零延遲緩沖器 |
| PLL： | 帶旁路 |
| 輸入： | HSTL，LVCMOS，LVDS，LVPECL，LVTTL，SSTL |
| 輸出： | eHSTL，HSTL，LVCMOS，LVTTL，SSTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:4 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 267MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應商設備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
www.latticesemi.com
1
DS1010_01.4
October 2007
Preliminary Data Sheet DS1010
2007 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specications and information herein are subject to change without notice.
ispClock 5300S Family
In-System Programmable, Zero-Delay
Universal Fan-Out Buffer, Single-Ended
Features
■ Four Operating Congurations
Zero delay buffer
Zero delay and non-zero delay buffer
Dual non-zero delay buffer
Non-zero delay buffer with output divider
■ 8MHz to 267MHz Input/Output Operation
■ Low Output to Output Skew (<100ps)
■ Low Jitter Peak-to-Peak (< 70 ps)
■ Up to 20 Programmable Fan-out Buffers
Programmable single-ended output standards
and individual enable controls
- LVTTL, LVCMOS, HSTL, eHSTL, SSTL
Programmable output impedance
- 40 to 70Ω in 5Ω increments
Programmable slew rate
Up to 10 banks with individual VCCO and GND
- 1.5V, 1.8V, 2.5V, 3.3V
■ Fully Integrated High-Performance PLL
Programmable lock detect
Three “Power of 2” output dividers (5-bit)
Programmable on-chip loop lter
Compatible with spread spectrum clocks
Internal/external feedback
■ Precision Programmable Phase Adjustment
(Skew) Per Output
8 settings; minimum step size 156ps
- Locked to VCO frequency
Up to +/- 5ns skew range
Coarse and ne adjustment modes
■ Up to Three Clock Frequency Domains
■ Flexible Clock Reference and External
Feedback Inputs
Programmable single-ended or differential input
reference standards
- LVTTL, LVCMOS, SSTL, HSTL, LVDS,
LVPECL, Differential HSTL, Differential
SSTL
Clock A/B selection multiplexer
Programmable Feedback Standards
- LVTTL, LVCMOS, SSTL, HSTL
Programmable termination
■ All Inputs and Outputs are Hot Socket
Compliant
■ Full JTAG Boundary Scan Test In-System
Programming Support
■ Exceptional Power Supply Noise Immunity
■ Commercial (0 to 70°C) and Industrial
(-40 to 85°C) Temperature Ranges
■ 48-pin and 64-pin TQFP Packages
■ Applications
Circuit board common clock distribution
PLL-based frequency generation
High fan-out clock buffer
Zero-delay clock buffer
ispClock5300S Family Functional Diagram
VCO
LOOP
FILTER
PHASE
FREQ.
DETECT
REFA /
+
REFP
REFSEL
1
0
S
A
P
Y
B
_
L
P
K
C
O
L
SKEW
CONTROL
OUTPUT 1
OUTPUT N
OUTPUT
DRIVERS
OUTPUT
DIVIDERS
V1
V2
V0
5-bit
5-Bit
5-bit
0
1
FBK
REFB /
REFN
OUTPUT
ROUTING
MATRIX
相關PDF資料 |
PDF描述 |
|---|---|
| VE-25L-MW-S | CONVERTER MOD DC/DC 28V 100W |
| SY100S839VZG TR | IC CLOCK GEN 3.3/5V 20-SOIC |
| VI-244-IV | CONVERTER MOD DC/DC 48V 150W |
| SY100S834ZG TR | IC CLOCK GEN 3.3/5V 16-SOIC |
| VE-2TX-IV | CONVERTER MOD DC/DC 5.2V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISPPACCLK5304S-01TN48C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ispPAC-CLK5304S-01TN48I | 功能描述:時鐘驅動器及分配 ISP 0 Delay Unv Fan- Out Buf-Sngl End I RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| ISPPACCLK5304S-01TN48I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ISPPACCLK5304S-01TN64C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ISPPACCLK5304S-01TN64I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
發(fā)布緊急采購，3分鐘左右您將得到回復。