- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9101 > ISPPAC-CLK5308S-01T48C (Lattice Semiconductor Corporation)IC BUFFER FANOUT ISP UNIV 48TQFP PDF資料下載
參數(shù)資料
| 型號： | ISPPAC-CLK5308S-01T48C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 28/56頁 |
| 文件大小： | 0K |
| 描述： | IC BUFFER FANOUT ISP UNIV 48TQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | ispClock™ |
| 類型： | 時鐘發(fā)生器，扇出配送，零延遲緩沖器 |
| PLL： | 帶旁路 |
| 輸入： | HSTL，LVCMOS，LVDS，LVPECL，LVTTL，SSTL |
| 輸出： | eHSTL，HSTL，LVCMOS，LVTTL，SSTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:8 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 267MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Lattice Semiconductor
ispClock5300S Family Data Sheet
34
Figure 29. External Feedback Mode and Timing Relationships
Other Features
RESET and Power-up Functions
To ensure proper PLL startup and synchronization of outputs, the ispClock5300S provides both internally gener-
ated and user-controllable external reset signals. An internal reset is generated whenever the device is powered
up. An external reset may be applied by asserting a logic LOW at the RESET pin. Asserting RESET resets all inter-
nal dividers, and will cause the PLL to lose lock. On losing lock, the VCO frequency will begin dropping. The length
of time required to regain lock is related to the length of time for which RESET was asserted.
When the ispClock5300S begins operating from initial power-on, the VCO starts running at a very low frequency
(<100 MHz) which gradually increases as it approaches a locked condition. To prevent invalid outputs from being
applied to the rest of the system, assert OEX or OEY high. This will result in the BANK outputs being held in a high-
impedance state until the OEX or OEY pin is pulled LOW.
After in-system programming the device through the JTAG interface, the reset pin must be activated at least for a
period of tPLL_RSTW to reset the device.
If the RESET pin is not driven by an external logic it should be pulled up to VCCD through a 10kΩ resistor.
Software-Based Design Environment
Designers can congure the ispClock5300S using Lattice’s PAC-Designer software, an easy to use, Microsoft Win-
dows compatible program. Circuit designs are entered graphically and then veried, all within the PAC-Designer envi-
ronment. Full device programming is supported using PC parallel port I/O operations and a download cable
connected to the serial programming interface pins of the ispClock5300S. A library of congurations is included with
basic solutions and examples of advanced circuit techniques are available. In addition, comprehensive on-line and
printed documentation is provided that covers all aspects of PAC-Designer operation. PAC-Designer is available for
download from the Lattice web site at www.latticesemi.com. The PAC-Designer schematic window, shown in
Figure 30 provides access to all congurable ispClock5300S elements via its graphical user interface. All analog input
and output pins are represented. Static or non-congurable pins such as power, ground and the serial digital interface
are omitted for clarity. Any element in the schematic window can be accessed via mouse operations as well as menu
commands. When completed, congurations can be saved and downloaded to devices.
Input Reference Clock
REF
FBK
BANK
OUTPUT
ispClock5300S
Delay = t
FBK
tφ
t
FBK
REF
FBK
BANK
OUTPUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-274-MW-S | CONVERTER MOD DC/DC 48V 100W |
| VI-24H-IV | CONVERTER MOD DC/DC 52V 150W |
| ADF4156BRUZ-RL | IC PLL FRAC-N FREQ SYNTH 16TSSOP |
| SY100S838ZG TR | IC CLOCK GEN 3.3V/5V 20-SOIC |
| VI-24K-IV | CONVERTER MOD DC/DC 40V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPPACCLK5308S-01T48C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ispPAC-CLK5308S-01T48I | 功能描述:時鐘驅(qū)動器及分配 ISP 0 Delay Unv Fan- Out Buf-Sngl End I RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| ISPPACCLK5308S-01T48I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ISPPACCLK5308S-01T64C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ISPPACCLK5308S-01T64I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。