參數(shù)資料
型號(hào): IXF1010
廠商: INTEL CORP
元件分類(lèi): 微控制器/微處理器
英文描述: 10 CHANNEL(S), 1000M bps, LOCAL AREA NETWORK CONTROLLER, CBGA552
封裝: 25 X 25 MM, 1 MM PITCH, CERAMIC, BGA-552
文件頁(yè)數(shù): 92/116頁(yè)
文件大?。?/td> 1392K
代理商: IXF1010
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)當(dāng)前第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
10-Port 100/1000 Mbps Ethernet MAC — IXF1010
Preliminary Datasheet
77
Document #: 249839
Revision #: 001
Rev. Date: April 29, 2002
Table 44. FDFC Address Low Register (Addr: Port_Index + 0x08)
Bit
Name
Description
Type1
Default
31:0
FDFC
AddressLow
Contains the value of the lowest 32 bits of the
destination address field transmitted in an internally
generated flow control (pause) frame. Internally
generated flow control frames are generated via the
external pause interface or when the RX FIFO
exceeds it high watermark.
R/W
0xC2000001
1. RO = Read Only; RR = Clear on Read; W = Write; R/W = Read/Write
Table 45. FDFC Address High Register (Addr: Port_Index + 0x09)
Bit
Name
Description
Type1
Default
31:16
Reserved
RO
0x0000
15:0
FDFC
AddressHigh
Contains the value of the highest 16 bits of the
destination address filed transmitted in an internally
generated flow control (pause) frame. Internally
generated flow control frames are generated via the
external pause interface or when the RX FIFO
exceeds it high watermark.
R/W
0x0180
1. RO = Read Only; RR = Clear on Read; W = Write; R/W = Read/Write
Table 46. IPG Receive Time 1 Register (Addr: Port_Index + 0x0A)
Bit
Name
Description
Type1
Default
31:10
Reserved
RO
0x0000
9:0
IPGReceive
Time1
First part of the IPG time for non back-to-back
transmissions
R/W
0x0008
1. RO = Read Only; RR = Clear on Read; W = Write; R/W = Read/Write
Table 47. IPG Receive Time 2 Register (Addr: Port_Index + 0x0B)
Bit
Name
Description
Type1
Default
31:10
Reserved
RO
0x0000
9:0
IPGReceive
Time2
Second part of the IPG time for non back-to-back
transmissions
R/W
0x0007
1. RO = Read Only; RR = Clear on Read; W = Write; R/W = Read/Write
Table 48. IPG Transmit Time Register (Addr: Port_Index + 0x0C)
Bit
Name
Description
Type1
Default
31:10
Reserved
RO
0x0000
9:0
IPGTransmit
Time
IPG time for back-to-back transmissions
R/W
0x0008
1. RO = Read Only; RR = Clear on Read; W = Write; R/W = Read/Write
相關(guān)PDF資料
PDF描述
JANTX1N3595US-1 0.15 A, SILICON, SIGNAL DIODE
JAN1N3595US-1 0.15 A, SILICON, SIGNAL DIODE
JANTXV1N3595US-1 0.15 A, SILICON, SIGNAL DIODE
JANS1N3595-1 0.15 A, 125 V, SILICON, SIGNAL DIODE, DO-35
JAN1N3595 0.15 A, SILICON, SIGNAL DIODE, DO-35
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IXF102A 功能描述:IRIX II GREY HEADLAMP 5LED FLOOD RoHS:是 類(lèi)別:工具 >> 閃光燈 系列:Irix™ II 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:筆形手電筒 燈類(lèi)型:LED 燈輸出:- 特點(diǎn):可變強(qiáng)度 電池大小:AA(需要 1 個(gè)) 長(zhǎng)度:- 主體材料:-
IXF-10A15AF 制造商:ILSI 制造商全稱(chēng):ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package
IXF-10A15AT 制造商:ILSI 制造商全稱(chēng):ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package
IXF-10A15BF 制造商:ILSI 制造商全稱(chēng):ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package
IXF-10A15BT 制造商:ILSI 制造商全稱(chēng):ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package