- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17277 > KEYMATEK (Silicon Laboratories Inc)BOARD EVAL ITO FILM F800 PDF資料下載
參數(shù)資料
| 型號： | KEYMATEK |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 98/250頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL ITO FILM F800 |
| 標準包裝： | 1 |
| 系列： | QuickSense™ |
| 傳感器類型： | 觸摸，電容式 |
| 傳感范圍： | 13 個按鈕/鍵 |
| 接口： | USB |
| 嵌入式： | 是，MCU，8 位 |
| 已供物品： | 板，線纜 |
| 已用 IC / 零件： | C8051F800 |
| 產(chǎn)品目錄頁面： | 626 (CN2011-ZH PDF) |
| 其它名稱： | 336-1818 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當前第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁
Rev. 1.0
187
C8051F80x-83x
26.4.2. SMB0CN Control Register
SMB0CN is used to control the interface and to provide status information (see SFR Definition 26.2). The
higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to
jump to service routines. MASTER indicates whether a device is the master or slave during the current
transfer. TXMODE indicates whether the device is transmitting or receiving data for the current byte.
STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus
interrupt. STA and STO are also used to generate START and STOP conditions when operating as a mas-
ter. Writing a 1 to STA will cause the SMBus interface to enter Master Mode and generate a START when
the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a 1 to STO
while in Master Mode will cause the interface to generate a STOP and end the current transfer after the
next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be
generated.
The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface
is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condi-
tion. ARBLOST is cleared by hardware each time SI is cleared.
The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or
when an arbitration is lost; see Table 26.3 for more details.
Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and
the bus is stalled until software clears SI.
26.4.2.1. Software ACK Generation
When the EHACK bit in register SMB0ADM is cleared to 0, the firmware on the device must detect incom-
ing slave addresses and ACK or NACK the slave address and incoming data bytes. As a receiver, writing
the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value
received during the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing
ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK
bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI.
SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will
remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be
ignored until the next START is detected.
26.4.2.2. Hardware ACK Generation
When the EHACK bit in register SMB0ADM is set to 1, automatic slave address recognition and ACK gen-
eration is enabled. More detail about automatic slave address recognition can be found in Section 26.4.3.
As a receiver, the value currently specified by the ACK bit will be automatically sent on the bus during the
ACK cycle of an incoming data byte. As a transmitter, reading the ACK bit indicates the value received on
the last ACK cycle. The ACKRQ bit is not used when hardware ACK generation is enabled. If a received
slave address is NACKed by hardware, further slave events will be ignored until the next START is
detected, and no interrupt will be generated.
Table 26.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 26.5 for SMBus sta-
tus decoding using the SMB0CN register.
相關PDF資料 |
PDF描述 |
|---|---|
| GEC22DRXI | CONN EDGECARD 44POS DIP .100 SLD |
| RN-0512S | CONV DC/DC 1.25W 05VIN 12VOUT |
| GBC15DRTS | CONN EDGECARD 30POS DIP .100 SLD |
| GCC08DREI | CONN EDGECARD 16POS .100 EYELET |
| GBC10DRAN | CONN EDGECARD 20POS R/A .100 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KEYPAD-HOA-BLK | 制造商:Eaton Corporation 功能描述:KEYPAD, HAND/OFF/AUTO |
| KEY-RING LED | 制造商:Energizer Battery Company 功能描述: |
| KEYRINGS | 制造商:KEY SECURE 功能描述:KEY RING PK10 制造商:KEY SECURE 功能描述:KEY RING, PK10 制造商:KEY SECURE 功能描述:KEY RING, PK10, SVHC:No SVHC (20-Jun-2013) |
| KEYS | 制造商:KEY SECURE 功能描述:SPARE KEYS FOR KEYSECURE RANGE |
| KEY-START-ALT | 制造商:TE Connectivity 功能描述:GEN-SET CONTROLLER KEY START OPTION |
發(fā)布緊急采購，3分鐘左右您將得到回復。