KS8695P Micrel Pin Number Pin Name Type(1) Pin Function P15 R" />
參數(shù)資料
型號: KS8695P-EVAL
廠商: Micrel Inc
文件頁數(shù): 3/40頁
文件大?。?/td> 0K
描述: BOARD EVAL EXPERIMENT KS8695P
標(biāo)準(zhǔn)包裝: 1
其它名稱: 576-1002
August 2005
11
M9999-081805
KS8695P
Micrel
Pin Number
Pin Name
Type(1)
Pin Function
P15
RCSN0
O
ROM/SRAM/FLASH Chip Select. Active Low.
R15
RCSN1
O
ROM/SRAM/FLASH Chip Select. Active Low.
B4
REQ1N
I
PCI Bus Request 1. Active Low. Input for Host Bridge Mode and Guest Bridge
Mode.
B3
REQ2N
I
PCI Bus Request 2. Active Low. Input for Host Bridge Mode, Not Used in Guest
Bridge Mode.
B2
REQ3N
I
PCI Bus Request 3. Active Low. Input for Host Bridge Mode, Not Used in Guest
Mode.
A17
RESETN
I
KS8695P Chip Reset. Active Low.
T5
SDCASN
O
SDRAM Column Address Strobe. Active Low.
P5
SDCSN0
O
SDRAM Chip Select. Active Low Chip Select Pins for SDRAM.
R4
SDCSN1
O
SDRAM Chip Select. Active Low Chip Select Pins for SDRAM.
T7
SDICLK
I
SDRAM Clock In.
U7
SDOCLK
O
System/SDRAM Clock Out.
U6
SDQM0
O
SDRAM Data Input/Output Mask.
T6
SDQM1
O
SDRAM Data Input/Output Mask.
R6
SDQM2
O
SDRAM Data Input/Output Mask.
P6
SDQM3
O
SDRAM Data Input/Output Mask.
R5
SDRASN
O
SDRAM Row Address Strobe. Active Low.
U5
SDWEN
O
SDRAM Write Enable. Active Low.
A10
SERRN
O
PCI System Error Signal. Active Low.
D11
STOPN
I/O
PCI Stop Signal. Active Low.
G14
TCK
I
JTAG Test Clock.
F14
TDI
I
JTAG Test Data In.
F15
TDO
O
JTAG Test Data Out.
M4
TEST1
I
PHY Test Pin (factory reserved test signal).
F4
TEST2
I
PHY Test Pin (factory reserved test signal).
F17
TESTEN
I
Chip Test Enable (factory reserved test signal). Must be connected to GND for
normal operation
G15
TMS
I
JTAG Test Mode Select
C10
TRDYN
I/O
PCI Target Ready Signal. Active Low.
F16
TRSTN
I
JTAG Test Reset. Active Low.
M14
UCTSN/
I
UART Data Set Ready. Active Low. BIST Enable (factory reserved test signal).
BISTEN
L15
UDCDN/
I
UART Data Carrier Detect. Scan Enable (factory reserved test signal).
SCANEN
M16
UDSRN
I
UART Data Set Ready. Active Low.
N15
UDTRN/
O/I
UART Data Terminal Ready. Active Low. Debug Enable (factory reserved test .
DBGENN
signal)
L14
URIN/TSTRST
I
UART Ring Indicator/Chip Test Reset (factory reserved test signal).
M15
URTSN/
O/I
UART Request to Send/CPU Clock Select.
CPUCLKSEL
Note:
1. I = Input.
O = Output.
I/O = Bidirectional.
O/I = Output in normal mode; input pin during reset.
相關(guān)PDF資料
PDF描述
RP10-1205SE/N/M1-HC CONV DC/DC 10W 9-18VIN 05VOUT
GBC31DREN-S93 CONN EDGECARD 62POS .100 EYELET
VE-JN0-EY-S CONVERTER MOD DC/DC 5V 50W
RP15-4815DF-HC CONV DC/DC 15W 36-75VIN +/-15V
GCC19DREI-S93 CONN EDGECARD 38POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KS8695PI 功能描述:IC ARM9 W/MMU 5PORT 289-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
KS8695P-MDP-EVAL 功能描述:EVAL KIT EXPERIMENTAL KS8695PMPD RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
KS8695P-MMB-EVAL 功能描述:BOARD EVAL MULTIMEDIA KS8695P RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
KS8695PX 功能描述:IC SWITCH 10/100 1PORT 289PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
KS8695PXA3 功能描述:IC ARM9 W/MMU 5PORT 289-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝