參數(shù)資料
型號: KSZ8851-16MLLI TR
廠商: Micrel Inc
文件頁數(shù): 34/84頁
文件大?。?/td> 0K
描述: IC MAC CTLR 1PORT W/BUS 48LQFP
標準包裝: 1,000
控制器類型: 以太網(wǎng)控制器,MAC/PHY
接口: 總線
電源電壓: 1.8V,2.5V,3.3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
Micrel, Inc.
KSZ8851-16MLL/MLLI
March 11, 2014
4
Revision 2.2
Contents
List of Figures.......................................................................................................................................................................... 7
List of Tables ........................................................................................................................................................................... 8
Pin Configuration..................................................................................................................................................................... 9
Pin Description ...................................................................................................................................................................... 10
Pin for Strap-In Options......................................................................................................................................................... 13
Functional Description........................................................................................................................................................... 14
Functional Overview.............................................................................................................................................................. 14
Rx unused block disabled............................................................................................................................................. 14
Wake-up Packet ........................................................................................................................................................... 16
Physical Layer Transceiver (PHY) ........................................................................................................................................ 17
Straight Cable ............................................................................................................................................................... 18
Crossover Cable ........................................................................................................................................................... 19
Access .......................................................................................................................................................................... 21
Usage ........................................................................................................................................................................... 21
Frame Queue (RXQ) Frame Format ............................................................................................................................ 29
EEPROM Interface ....................................................................................................................................................... 31
CPU Interface I/O Registers.................................................................................................................................................. 33
I/O Registers................................................................................................................................................................. 33
Internal I/O Registers Space Mapping ......................................................................................................................... 33
CIDER ................................................................................................................................................................................... 37
0x887x................................................................................................................................................................................... 37
Reserved ............................................................................................................................................................................... 38
Do Not Care .......................................................................................................................................................................... 38
None ...................................................................................................................................................................................... 38
Register Map: MAC, PHY and QMU ..................................................................................................................................... 39
Bit Type Definition ........................................................................................................................................................ 39
0x00 – 0x07: Reserved................................................................................................................................................. 39
Chip Configuration Register (0x08 – 0x09): CCR ........................................................................................................ 39
0x0A – 0x0F: Reserved ................................................................................................................................................ 39
Host MAC Address Registers: MARL, MARM and MARH ........................................................................................... 40
Host MAC Address Register Low (0x10 – 0x11): MARL.............................................................................................. 40
Host MAC Address Register Middle (0x12 – 0x13): MARM......................................................................................... 40
Host MAC Address Register High (0x14 – 0x15): MARH ............................................................................................ 40
0x16 – 0x1F: Reserved ................................................................................................................................................ 40
On-Chip Bus Control Register (0x20 – 0x21): OBCR .................................................................................................. 41
EEPROM Control Register (0x22 – 0x23): EEPCR ..................................................................................................... 41
Memory BIST Info Register (0x24 – 0x25): MBIR ........................................................................................................ 42
Global Reset Register (0x26 – 0x27): GRR ................................................................................................................. 42
0x28 – 0x29: Reserved................................................................................................................................................. 42
Wakeup Frame Control Register (0x2A – 0x2B): WFCR ............................................................................................. 43
0x2C – 0x2F: Reserved ................................................................................................................................................ 43
Wakeup Frame 0 CRC0 Register (0x30 – 0x31): WF0CRC0 ...................................................................................... 43
Wakeup Frame 0 CRC1 Register (0x32 – 0x33): WF0CRC1 ...................................................................................... 43
Wakeup Frame 0 Byte Mask 0 Register (0x34 – 0x35): WF0BM0 .............................................................................. 44
Wakeup Frame 0 Byte Mask 1 Register (0x36 – 0x37): WF0BM1 .............................................................................. 44
Wakeup Frame 0 Byte Mask 2 Register (0x38 – 0x39): WF0BM2 .............................................................................. 44
Wakeup Frame 0 Byte Mask 3 Register (0x3A – 0x3B): WF0BM3.............................................................................. 44
0x3C – 0x3F: Reserved ................................................................................................................................................ 44
相關(guān)PDF資料
PDF描述
KSZ8851-16MLLJ IC CTLR MAC 1PORT NON-PCI 48LQFP
KSZ8851-32MQLI IC CTLR MAC/PHY NON PCI 128PQFP
KSZ8851-32MQL IC CTLR MAC/PHY NON PCI 128PQFP
KSZ8851SNLI TR IC ETHERNET CTLR 1PORT PCI 32MLF
KSZ8862-16MQL IC SWITCH 10/100 16BIT 128-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8851-16MLLJ 功能描述:以太網(wǎng) IC Single-Port Ethernet MAC Controller with 8/16-Bit Non-PCI Interface (125C support) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8851-16MLLJ_10 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
KSZ8851-16MLLU 功能描述:以太網(wǎng) IC Single-Port Ethernet Controller (Automotive Grade) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8851-16MLLU TR 功能描述:以太網(wǎng) IC Single-Port Ethernet Controller (Automotive Grade) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8851-16MQL 功能描述:以太網(wǎng) IC Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray