- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30712 > L64118 (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | L64118 |
| 廠商： | LSI CORP |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封裝： | PLASTIC, BGA-256 |
| 文件頁數(shù)： | 17/68頁 |
| 文件大?。?/td> | 877K |
| 代理商： | L64118 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
24
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101)
CERRn
Channel Data Error
Input
This active LOW input signal indicates that an
uncorrected error occurred in the preceding channel
interface. When CVALID is asserted, CERRn is latched
on the rising edge of CCLK.
CVALID
Channel Data Valid
Input
This active HIGH input signal indicates that CDATA[7:0]
and CERRn are carrying valid data. When CVALID is
asserted, a rising edge of CCLK latches the CDATA[7:0]
signals into the L64118.
MPEG Program Clock Reference (PCR) Recovery
These signals recover the Program Clock Reference (PCR). They
interface to the external VCxO, which provides the 27 MHz clock to the
decoder.
SCLK
27 MHz System Clock
Input
This input provides the clock signal to the L64118. It must
be driven by the external 27 MHz VCxO (the voltage
control input is controlled by SDET and the external
RC lter).
SDET
System Clock Sigma-Delta Control Voltage
Output
This converter output signal from a 16-bit Sigma-Delta
modulator inside the L64118 drives a simple low-pass
lter to produce an analog control voltage to an external
VCxO.
Phase-Locked Loop (PLL)
These signals supply power and ground to the internal PLL, which
generates the internal 54 MHz CPU clock from the external 27 MHz
SCLK input. The 54 MHz internal clock is then divided by two to generate
the internal 27 MHz clock used by other internal modules. Isolate the
PLLVDD and the PLLVSS signals from digital noise and digital logic on
the PCB using layout and bypass ltering techniques.
PLLVDD
PLL Analog VDD
Input
This provides a separate ltered 3.3 V to the PLL circuit
through PLLVDD so that switching noise from the digital
portion of the chip can not affect PLL stability.
118bds Page 24 Wednesday, February 3, 1999 12:37 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L6420 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64222 | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| L6440 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64702QC-33 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L64724QC | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64133-10GC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Arithmetic Processor |
| L64133-12GM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Arithmetic Processor |
| L64133GC50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| L64133GC60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| L64133GC80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。