參數(shù)資料
型號: LC5256MC-5F256C
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
中文描述: EE PLD, 6 ns, PBGA256
封裝: FPBGA-256
文件頁數(shù): 33/92頁
文件大?。?/td> 378K
代理商: LC5256MC-5F256C
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
33
Registered Delays
t
S
D-Register Setup
Time, Global Clock
D-Register Setup
Time, PT Clock
D-Register Hold
Time
Register Clock to
OSA Time
Clock Enable Setup
Time
Clock Enable Hold
Time
D-Input Register
Setup Time, Global
Clock
D-Input Register
Setup Time, PT
Clock
D-Input Register
Hold Time, Global
Clock
D-Input Register
Hold Time, PT
Clock
0.28
0.31
0.35
0.55
0.52
ns
t
S_PT
-0.13
-0.11
-0.10
-0.10
-0.07
ns
t
H
1.90
2.56
2.50
2.40
4.00
ns
t
COi
0.72
1.03
0.68
0.93
1.50
ns
t
CESi
1.07
1.20
1.33
1.33
2.00
ns
t
CEHi
0.00
0.00
0.00
0.00
0.00
ns
t
SIR
0.66
0.20
0.53
0.12
0.08
ns
t
SIR_PT
0.42
0.37
0.34
0.34
0.22
ns
t
HIR
0.84
1.31
1.01
1.41
2.91
ns
t
HIR_PT
0.00
0.00
0.00
0.00
0.00
ns
Latched Delays
t
SL
Latch Setup Time,
Global Clock
Latch Setup Time,
PT Clock
Latch Hold Time
Latch Gate to OSA
Time
Propagation Delay
through Latch to
OSA Transparent
0.18
0.00
0.00
0.00
0.00
ns
t
SL_PT
0.18
0.00
0.00
0.00
0.34
ns
t
HL
-0.06
0.00
0.00
0.00
-0.03
ns
t
GOi
0.07
0.08
0.08
0.08
0.13
ns
t
PDLi
0.52
0.58
0.65
0.65
0.97
ns
Reset and Set Delays
t
SRi
Asynchronous
Reset or Set to OSA
Delay
Asynchronous
Reset or Set
Recovery
0.23
0.26
0.29
0.29
0.43
ns
t
SRR
0.42
0.47
0.53
0.55
0.79
ns
eXtended Function Routing Delays
Delay through SRP
when Implementing
Memory Functions
t
ROUTEMF
2.00
2.25
2.51
2.61
3.76
ns
ispXPLD 5000MX Family Internal Switching Characteristics (Continued)
Over Recommended Operating Conditions
Parameter
Description
Base
Parameter
-4
-45
-5
-52
-75
Units
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
相關(guān)PDF資料
PDF描述
LC5256MC-75F256C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-45F256C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-45F484C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-45Q208C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-75F256C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC5256MC-5F256I 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC5256MC-5F484C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MC-5F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MC-5F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MC-5F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family