參數(shù)資料
型號(hào): LC5256MC-5F256C
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
中文描述: EE PLD, 6 ns, PBGA256
封裝: FPBGA-256
文件頁(yè)數(shù): 63/92頁(yè)
文件大小: 378K
代理商: LC5256MC-5F256C
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
63
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
96N
96P
97N
97P
98N
98P
99N
99P
100N
100P
101N
101P
102N
102P
103N
103P
104N
104P
105N
105P
106N
106P
107N
107P
108N
108P
M12
M10
M8
M6
M5
M4
M2
V
CCO0
M0
M23
M22
M21
M20
M19
M18
M1
M0
O29
O28
O27
O26
O25
O24
O23
O22
O21
O20
O19
O18
O17
O16
O15
O14
O13
O12
O23
O22
O21
O20
O19
O18
O1
O0
M13
M11
M9
M7
M3
M1
N31
N29
N27
N25
N23
N19
N17
N15
N13
N11
N9
N7
N3
N1
196
197
198
199
200
201
202
203
204
205
206
207
B5
A3
B4
B3
C5
C6
D5
A10
A9
C9
D9
F9
E9
A8
V
CCO0
D6
B8
GND (Bank 0)
N30
N28
N26
N24
N22
N21
N20
N18
N16
N14
N12
V
CCO0
N10
GND (Bank 0)
N8
N6
N5
N4
N2
N0
GND (Bank 0) GND (Bank 0)
V
CCO0
GND (Bank 0) GND (Bank 0)
A2
B2
A7
B7
A5
B5
B6
C7
E8
E7
E6
D6
D8
F8
F7
D7
C6
C5
C4
D5
1. Not available for differential pair.
Global Clock LVDS pair options: GCLK0 and GCLK1, as well as GCLK2 and GCLK3, can be paired together to
receive differential clocks; where GCLK0 and GCLK3 are the positive LVDS inputs.
ispXPLD 5512MX Logic Signal Connections (Continued)
sysIO
Bank
LVDS
Pair
Primary Macrocell/
Function
Alternate Outputs
Macrocell 1 Macrocell 2
Alternate
Input
208 PQFP
Pin Number
256 fpBGA
Ball Number
484 fpBGA
Ball Number
相關(guān)PDF資料
PDF描述
LC5256MC-75F256C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-45F256C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-45F484C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-45Q208C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-75F256C 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC5256MC-5F256I 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC5256MC-5F484C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MC-5F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MC-5F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MC-5F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family