Top Boot
32KW/64KB Main Block 14
32KW/64KB Main Block 13
32KW/64KB Main Block 12
32KW/64KB Main Block 11
32KW/64KB Main Block 10
32KW/64KB Main Block 9
32KW/64KB Main Block 8
32KW/64KB Main Block 7
32KW/64KB Main Block 6
32KW/64KB Main Block 5
32KW/64KB Main Block 4
32KW/64KB Main Block 3
32KW/64KB Main Block 2
32KW/64KB Main Block 1
32KW/64KB Main Block 0
4KW/8KB Boot Block 0
4KW/8KB Boot Block 1
4KW/8KB Parameter Block 0
4KW/8KB Parameter Block 1
4KW/8KB Parameter Block 2
4KW/8KB Parameter Block 3
4KW/8KB Parameter Block 4
4KW/8KB Parameter Block 5
32KW/64KB Main Block 15
32KW/64KB Main Block 16
32KW/64KB Main Block 17
32KW/64KB Main Block 18
32KW/64KB Main Block 19
32KW/64KB Main Block 20
32KW/64KB Main Block 21
32KW/64KB Main Block 22
32KW/64KB Main Block 23
32KW/64KB Main Block 24
32KW/64KB Main Block 25
32KW/64KB Main Block 26
32KW/64KB Main Block 27
32KW/64KB Main Block 28
32KW/64KB Main Block 29
32KW/64KB Main Block 30
FFFFF
FF000
FE000
FD000
FC000
FBFFF
FB000
FAFFF
FA000
F9000
F8000
F0000
EFFFF
E8000
E7FFF
E0000
DFFFF
D8000
D0000
C8000
C0000
BFFFF
B8000
B7FFF
80000
88000
B0000
A8000
A0000
98000
97FFF
90000
58000
5FFFF
78000
77FFF
70000
6FFFF
68000
60000
30000
38000
50000
4FFFF
48000
40000
08000
10000
28000
20000
18000
00000
[A
19
-A
0
]
[A
19
-A
-1
]
1FFFFF
1FE000
1FDFFF
1FC000
1FA000
1F8000
1F7FFF
1F6000
1F5FFF
1F4000
1F2000
1F0000
1E0000
1D0000
1CFFFF
1C0000
1B0000
1A0000
190000
180000
170000
16FFFF
100000
160000
150000
140000
130000
12FFFF
120000
10FFFF
0B0000
0BFFFF
0F0000
0E0000
0DFFFF
0D0000
0C0000
060000
06FFFF
0A0000
09FFFF
090000
080000
070000
010000
050000
04FFFF
040000
030000
01FFFF
000000
LHF16J04
7
Rev. 1.26
2 PRINCIPLES OF OPERATION
The LH28F160BJHE-TTL90 flash memory includes an
on-chip WSM to manage block erase, full chip erase,
word/byte write and lock-bit configuration functions. It
allows for: 100% TTL-level control inputs, fixed power
supplies during block erase, full chip erase, word/byte
write and lock-bit configuration, and minimal processor
overhead with RAM-like interface timings.
After initial device power-up or return from reset mode
(see section 3 Bus Operations), the device defaults to read
array mode. Manipulation of external memory control pins
allow array read, standby and output disable operations.
Status register and identifier codes can be accessed
through the CUI independent of the V
CCW
voltage. High
voltage on V
CCW
enables successful block erase, full chip
erase, word/byte write and lock-bit configurations. All
functions associated with altering memory contentsblock
erase, full chip erase, word/byte write, lock-bit
configuration, status and identifier codesare accessed via
the CUI and verified through the status register.
Commands are written using standard microprocessor
write timings. The CUI contents serve as input to the
WSM, which controls the block erase, full chip erase,
word/byte write and lock-bit configuration. The internal
algorithms are regulated by the WSM, including pulse
repetition, internal verification and margining of data.
Addresses and data are internally latched during write
cycles. Writing the appropriate command outputs array
data, accesses the identifier codes or outputs status register
data.
Interface software that initiates and polls progress of block
erase, full chip erase, word/byte write and lock-bit
configuration can be stored in any block. This code is
copied to and executed from system RAM during flash
memory updates. After successful completion, reads are
again possible via the Read Array command. Block erase
suspend allows system software to suspend a block erase
to read/write data from/to blocks other than that which is
suspend. Word/byte write suspend allows system software
to suspend a word/byte write to read data from any other
flash memory array location.
Figure 3. Memory Map