- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377798 > LXT6155 (Intel Corp.) 155 Mbps SDH/SONET/ATM Transceiver PDF資料下載
參數(shù)資料
| 型號： | LXT6155 |
| 廠商： | Intel Corp. |
| 英文描述： | 155 Mbps SDH/SONET/ATM Transceiver |
| 中文描述： | 155速率的SDH / SONET / ATM的收發(fā)器 |
| 文件頁數(shù)： | 19/50頁 |
| 文件大?。?/td> | 291K |
| 代理商： | LXT6155 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Datasheet
19
155 Mbps SDH/SONET/ATM Transceiver — LXT6155
(LOS=High) or Rx PLL loss of lock (LOCK=Low) conditions RSOCLK P/N is switched to the Tx
serial clock. Also the serial output data is forced to all zeros. This feature can be disabled in SW
mode (HWSEL = High) via register #10, bit #7.
2.3.3
Crystal Reference Clock (XTALIN/XTALOUT)
An optional 19.44 MHz crystal can be connected across the XTALIN and XTALOUT pins. This
crystal reference provides an onchip clock that is independent of the external system clock
(TSICLKP/TSICLKN or TPICLK). The main functions of the crystal reference clock are threefold:
(1) to center the receive PLL at 155 MHz, (2) to keep the PLL centered at 155 MHz when LOS
asserts, and (3) In the event incoming data is lost, to provide a reference clock for other devices
which require it. The designer has the option to use this crystal reference clock or the transmit input
clock (TSICLKP/TSICLKN or TPICLK) to center the receive PLL.
2.4
Jitter
The Bellcore GR-253 standard defines jitter as the “short-term variations of a digital signal’s
significant instants from their ideal positions in time”. Significant instants are the optimum data
sampling instants. Jitter parameters can be measured at the line interface, with system interface in
loopback mode, yielding jitter accumulated in both transmitter and receiver. Isolated jitter
measurements for transmitter and receiver can also be performed. Jitter specs are divided into three
categories: jitter tolerance, jitter generation, and jitter transfer. Jitter values, in effect, measure the
performance of the receive PLL and the transmit synthesizer PLL.
2.4.1
Jitter Tolerance
Jitter tolerance is the peak-to-peak amplitude of sinusoidal jitter applied at the line interface input
that causes an equivalent 1 dB SNR loss measured as BER = 10
-10
. Refer to Figure 26 on page
page 44
for the LXT6155 performance.
2.4.2
Jitter Generation (Intrinsic Jitter)
Jitter generation is the amount of transmit jitter at the output of the equipment with a jitter-free
transmit input data and clock. For SONET/SDH, jitter generation is less than 0.01 UI rms,
measured with a band-pass filter from 12 kHz to 1.3 MHz. Refer to 27 on page 45 for the LXT6155
performance.
2.4.3
Jitter Transfer
Jitter transfer is defined as the ratio of output jitter to input jitter amplitude versus jitter frequency
for a given bit rate. Input jitter amplitude is shown in the Jitter Tolerance curve. Output jitter is
under the Jitter Transfer template. Refer to Figures 27 and 28 on pages and for the LXT6155
performance.
2.5
Operational Modes
The LXT6155 functions in both Hardware standalone and Software modes. The operating mode is
set by the state of the HWSEL pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT6234 | E-Rate Multiplexer |
| LXT901 | 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901A | 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT907A | 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT902 | Ethernet Twisted-Pair Media Attachment Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT6155LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| LXT6234 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:E-Rate Multiplexer |
| LXT6251A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| LXT901 | 制造商:LVL1 制造商全稱:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。