參數(shù)資料
型號(hào)： M12L64322A-7BG
廠商： ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC
元件分類(lèi)： DRAM
英文描述： 512K x 32 Bit x 4 Banks Synchronous DRAM
中文描述： 2M X 32 SYNCHRONOUS DRAM, 6 ns, PBGA90
封裝： 8 X 13 MM, LEAD FREE, BGA-90
文件頁(yè)數(shù)： 15/47頁(yè)
文件大?。?/td> 791K
代理商： M12L64322A-7BG
ES MT
M12L64322A
Elite Semiconductor Memory Technology Inc.
Publication Date: Mar. 2007
Revision
:
2.3
15/47
DEVICE OPERATIONS (Continued)
AUTO REFRESH
The storage cells of SDRAM need to be refreshed every 64ms
to maintain data. An auto refresh cycle accomplishes refresh of
a single row of storage cells. The internal counter increments
automatically on every auto refresh cycle to refresh all the
rows. An auto refresh command is issued by asserting low on
CS , RAS and CAS with high on CKE and
WE
. The auto
refresh command can only be asserted with all banks being in
idle state and the device is not in power down mode (CKE is
high in the previous cycle). The time required to complete the
auto refresh operation is specified by t
RC (min)
. The minimum
number of clock cycles required can be calculated by driving
t
RC
with clock cycle time and them rounding up to the next
higher integer. The auto refresh command must be followed by
NOP’s until the auto refresh operation is completed. The auto
refresh is the preferred refresh mode when the SDRAM is
being used for normal data transactions. The auto refresh
cycle can be performed once in 15.6us.
SELF REFRESH
The self refresh is another refresh mode available in the
SDRAM. The self refresh is the preferred refresh mode for
data retention and low power operation of SDRAM. In self
refresh mode, the SDRAM disables the internal clock and
all the input buffers except CKE. The refresh addressing
and timing is internally generated to reduce power
consumption.
The self refresh mode is entered from all banks idle state
by asserting low on CS , RAS , CAS and CKE with
high on
WE
. Once the self refresh mode is entered, only
CKE state being low matters, all the other inputs including
clock are ignored to remain in the refresh.
The self refresh is exited by restarting the external clock
and then asserting high on CKE. This must be followed by
NOP’s for a minimum time of t
RC
before the SDRAM
reaches idle state to begin normal operation. It is
recommended to use burst 40% auto refresh cycles
immediately before and after self refresh.
相關(guān)PDF資料
PDF描述
M12L64322A-7TG 512K x 32 Bit x 4 Banks Synchronous DRAM
M12S128168A 2M x 16 Bit x 4 Banks Synchronous DRAM
M12S128168A-10TG 2M x 16 Bit x 4 Banks Synchronous DRAM
M12S16161A-7BG 512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-7TG 512K x 16Bit x 2Banks Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M12L64322A-7BG2U 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks
M12L64322A-7T 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:512K x 32 Bit x 4 Banks Synchronous DRAM
M12L64322A-7TG 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks Synchronous DRAM
M12L64322A-7TG2U 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks
M-12-LID-PLATED 功能描述:罩類(lèi)、盒類(lèi)及殼類(lèi)產(chǎn)品 PLTD LID FOR M12 RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*