參數(shù)資料
型號(hào)： M13S64164A-6BG
廠商： ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC
元件分類： DRAM
英文描述： 1M x 16 Bit x 4 Banks Double Data Rate SDRAM
中文描述： 4M X 16 DDR DRAM, 0.7 ns, PBGA60
封裝： 13 X 8 MM, LEAD FREE, BGA-60
文件頁(yè)數(shù)： 21/49頁(yè)
文件大?。?/td> 1526K
代理商： M13S64164A-6BG
ES MT
Preliminary
M13S64164A
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007
Revision : 0.3 21/49
Write Interrupted by a Read & DM
A burst write can be interrupted by a read command of any bank. The DQ’s must be in the high impedance state at least one
clock cycle before the interrupting read data appear on the outputs to avoid data contention. When the read command is registered,
any residual data from the burst write cycle must be masked by DM. The delay from the last data to read command (t
WTR
) is
required to avoid the data contention DRAM inside. Data that are presented on the DQ pins before the read command is initiated
will actually be written to the memory. Read command interrupting write can not be issued at the next clock edge of that of write
command.
<Burst Length = 8, CAS Latency = 3>
The following functionality established how a Read command may interrupt a Write burst and which input data is not written into
the memory.
1. For Read commands interrupting a Write burst, the minimum Write to Read command delay is 2 clock cycles. The case where
the Write to Read delay is 1 clock cycle is disallowed.
2. For read commands interrupting a Write burst, the DM pin must be used to mask the input data words which immediately
precede the interrupting Read operation and the input data word which immediately follows the interrupting Read operation.
3. For all cases of a Read interrupting a Write, the DQ and DQS buses must be released by the driving chip (i.e., the memory
controller) in time to allow the buses to turn around before the SDRAM drives them during a read operation.
4. If input Write data is masked by the Read command, the DQS inputs is ignored by the SDRAM.
5. It is illegal for a Read command interrupt a Write with autoprecharge command.
C A S L at e n c y= 3
0
1
2
3
4
5
6
7
8
CO M M AN D
DQS
DQ 's
C A S L at e n c y= 3
DQS
DQ 's
NOP
NOP
NOP
NOP
Read
NOP
NOP
NOP
t
D Q S S m a x
D i n 0 Di n 1
W RITE
t
W P R E S
t
W T R
D i n 2
D i n 3
Di n 4 Di n 5 D i n 6 D in 7
Dout 0 Dout 1
t
D Q S S m i n
D i n 0 D in 1
t
W P R E S
t
W T R
Di n 2
D i n 3 D i n 4 Di n 5 D i n 6 D i n 7
Dout 0 Dout 1
D M
C L K
C L K
相關(guān)PDF資料
PDF描述
M13S64164A 1M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S64164A-5BG 1M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S64164A-5TG 1M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S64164A-6TG 1M x 16 Bit x 4 Banks Double Data Rate SDRAM
M14256 Memory Card IC 256K Bit Serial IIC Bus EEPROM(256K位串行IIC總線EEPROM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M13S64164A-6BIG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S64164A-6TG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S64164A-6TIG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S64322A 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks Double Data Rate Synchronous DRAM
M-14 功能描述:TERM BARRIER 14CIRC DUAL ROW RoHS:是 類別:連接器，互連式 >> 接線座 - 隔板塊 系列:M 標(biāo)準(zhǔn)包裝:10 系列:Beau™ 38780 端接塊類型:阻隔塊 電路數(shù):15 導(dǎo)線入口數(shù)目:30 間距:0.438"（11.12mm） 行數(shù):2 電流:15A 電壓:300V 線規(guī):14-22 AWG 頂部端子:螺釘 底部端子:焊片 阻擋層類型:雙壁（雙） 特點(diǎn):法蘭 顏色:黑 包裝:散裝 安裝類型:通孔 工作溫度:- 材料 - 絕緣體:聚對(duì)苯二甲酸丁二酯（PBT），玻璃纖維增強(qiáng)型 材料可燃性額定值:UL94 V-0 其它名稱:038780-111538780-1115387801115
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*