93
Serial I/O
M
i
t
s
u
M
S
b
i
s
3
M
h
0
I
C
i
m
2
R
i
1
O
c
r
8
C
o
c
o
G
M
m
p
r
P
u
t
u
T
e
r
p
R
s
o
U
S
I
N
G
L
E
-
C
H
I
P
1
6
-
B
I
T
C
M
O
O
E
(1) Clock synchronous serial I/O mode
The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 24 lists
the specifications of the clock synchronous serial I/O mode. Figure 79 shows the UARTi transmit/receive
mode register.
Table 24. Specifications of clock synchronous serial I/O mode
Item
Transfer data format
Transfer clock
Specification
Transfer data length: 8 bits
When internal clock is selected (bit 3 at address 03A0
16
, 03A8
16
= “0”) : fi/ 2(n+1)
(Note 1) fi = f
1
, f
8
, f
32
When external clock is selected (bit 3 at address 03A0
16
, 03A8
16
=“1”) : Input from CLKi pin
(Note 2)
CTS function/ RTS function/ CTS,RTS function chosen to be invalid
To start transmission, the following requirements must be met:
_
Transmit enable bit (bit 0 at address 03A5
16
, 03AD
16
) = “1”
_
Transmit buffer empty flag (bit 1 at addresses 03A5
16
, 03AD
16
) = “0”
_
When CTS function is selected, CTS input level = "L"
Furthermore, if external clock is selected, the following requirements must also be met:
_
CLKi polarity select bit (bit 6 at address 03A4
16
, 03AC
16
) = “0”: CLKi input level = “H”
_
CLKi polarity select bit (bit 6 at address 03A4
16
, 03AC
16
) = “1”: CLKi input level = “L”
To start reception, the following requirements must be met:
_
Receive enable bit (bit 2 at address 03A5
16
, 03AD
16
) = “1”
_
Transmit enable bit (bit 0 at address 03A5
16
, 03AD
16
) = “1”
_
Transmit buffer empty flag (bit 1 at address 03A5
16
, 03AD
16
) = “0”
Furthermore, if external clock is selected, the following requirements must also be met:
_
CLKi polarity select bit (bit 6 at address 03A4
16
, 03AC
16
) = “0”: CLKi input level = “H”
_
CLKi polarity select bit (bit 6 at address 03A4
16
, 03AC
16
) = “1”: CLKi input level = “L”
When transmitting
_
Transmit interrupt cause select bit (bits 0,1 at address 03B0
16
) = “0”:
Interrupts requested when data transfer from UARTi transfer buffer register to
UARTi transmit register is completed
_
Transmit interrupt cause select bit (bits 0,1 at address 03B0
16
) = “1”:
Interrupts requested when data transmission from UARTi transfer register is completed
When receiving
_
Interrupts requested when data transfer from UARTi receive register to
UARTi receive buffer register is completed
Overrun error (Note 3)
This error occurs when the next data is ready before contents of UARTi re-
ceive buffer register are read out
CLK polarity selection
Whether transmit data is output/input at the rising edge or falling edge of the
transfer clock can be selected
LSB first/MSB first selection
Whether transmission/reception begins with bit 0 or bit 7 can be selected
Continuous receive mode selection
Reception is enabled simultaneously by a read from the receive buffer register
Transfer clock output from multiple pins selection
UART1 transfer clock can be set 2 pins, and can be selected to output from
which pin.
Note 1: “n” denotes the value 00
16
to FF
16
that is set to the UART bit rate generator.
Note 2: Maximum 5 Mbps.
Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also
that the UARTi receive interrupt request bit is not set to “1”.
Transmission/reception control
Transmission start condi-
tion
Reception start condition
Interrupt request
generation timing
Error detection
Select function