
360
DMAC
M
i
t
s
u
M
S
b
i
s
3
M
h
0
I
C
i
m
2
R
i
1
O
c
r
8
C
o
c
o
G
M
m
p
r
P
u
t
u
T
e
r
p
R
s
o
U
S
I
N
G
L
E
-
C
H
I
P
1
6
-
B
I
T
C
M
O
O
E
In repeat transfer mode, choose functions from the items shown in Table 2.10.2. Operations of the circled
items are described below. Figure 2.10.6 shows an example of operation and Figure 2.10.7 shows the
set-up procedure.
Table 2.10.2. Choosed functions
2.10.3 Operation of DMAC (repeated transfer mode)
Figure 2.10.6. Example of operation of repeated transfer mode
(1) When software trigger is selected, setting software DMA request bit to “1” generates a DMA
transfer request signal.
(2) If DMAC is active, data transfer starts, and the contents of the address indicated by the DMAi
forward-direction address pointer are transferred to the address indicated by the DMAi desti-
nation pointer. When data transfer starts directly after DMAC becomes active, the value of
the DMAi transfer counter reload register is reloaded to the DMAi transfer counter, and the
value of the DMAi source pointer is reloaded by the DMAi forward-direction address pointer.
Each time a DMA transfer request signal is generated, 2 byte of data is transferred. The
DMAi transfer counter is down counted, and the DMAi forward-direction address pointer is up
counted.
(3) Though DMAi transfer counter is underflowed, DMA enable bit is still “1”. The DMA interrupt
request bit changes to “1” simultaneously.
(4) After DMAi transfer counter is underflowed, when the next DMA request is generated, DMA
transfer is repeated from (1).
Operation
O
Item
Transfer space
Unit of transfer
Set-up
O
Fixed address from an arbitrary 1 M bytes space
Arbitrary 1 M bytes space from a fixed address
Fixed address from fixed address
8 bits
16 bits
Source
Source
Source
BCLK
DMAi
DMA transfer
DMAi
DMAi
enable bit
In the case in which the number of transfer times is set to 2.
RD signal
WR signal
Address bus
Data bus
“1”
Write signal to
Source
Indeterminate
00
16
Dummy cycle
CPU use
CPU use
(3) Underflow
FF
16
CPU use
Source
CPU use
Cleared to “0” when interrupt request is accepted, or cleared by software
CPU use
CPU use
00
16
CPU use
Source
CPU use
Destination
01
16
01
16
Destination
Destination
Dummy cycle
Destination
Dummy cycle
Destination
Dummy cycle
Dummy cycle
Destination
Dummy cycle
(1) Request signal for a DMA transfer occurs
(2) Data transfer begins