232
Clock-Synchronous Serial I/O
M
i
t
s
u
M
S
b
i
s
3
M
h
0
I
C
i
m
2
R
i
1
O
c
r
8
C
o
c
o
G
M
m
p
r
P
u
t
u
T
e
r
p
R
s
o
U
S
I
N
G
L
E
-
C
H
I
P
1
6
-
B
I
T
C
M
O
O
E
In transmitting data in clock-synchronous serial I/O mode, choose functions from those listed in Table
2.4.1. Operations of the circled items are described below. Figure 2.4.5 shows the operation timing, and
Figures 2.4.6 and 2.4.7 show the set-up procedures.
2.4.2 Operation of Serial I/O (transmission in clock-synchronous serial I/O mode)
Note: This can be selected only when UART1 is used in combination with the internal clock. When this function is
selected, UART1 CTS/RTS function cannot be utilized. Set the UART1 CTS/RTS disable bit to “1”.
(1) Setting the transmit enable bit to “1” and writing transmission data to the UARTi transmit
buffer register makes data transmissible status ready.
(2) When input to the CTSi pin goes to “L” level, transmission starts (the CTSi pin must be
controlled on the reception side).
(3) In synchronization with the first falling edge of the transfer clock, transmission data held in the
UARTi transmit buffer register is transmitted to the UARTi transmit register. At this time, the
UARTi transmit interrupt request bit goes to “1”. Also, the first bit of the transmission data is
transmitted from the TxDi pin. Then the data is transmitted bit by bit from the lower order in
synchronization with the falling edges.
(4) When transmission of 1-byte data is completed, the transmit register empty flag goes to “1”,
which indicates that transmission is completed. The transfer clock stops at “H” level.
(5) If the next transmission data is set in the UARTi transmit buffer register while transmission is
in progress (before the eighth bit has been transmitted), the data is transmitted in succession.
Operation
Table 2.4.1. Choosed functions
Item
Item
Set-up
Set-up
Transfer clock
source
CLK polarity
Internal clock (f
1
/ f
8
/ f
32
)
External clock (CLKi pin)
CTS function
CTS function enabled
CTS function disabled
Output transmission data at
the falling edge of the
transfer clock
Output transmission data at
the rising edge of the
transfer clock
LSB first
O
O
O
Transmission
interrupt factor
Transmission buffer empty
Transmission complete
Output transfer clock
to multiple pins
(Note)
Not selected
Selected
O
O
Transfer clock
MSB first
O